gem5 - gem5

Age	Commit message (Expand)	Author
2016-11-09	syscall_emul: [patch 5/22] remove LiveProcess class and use Process instead	Brandon Potter
2017-02-14	sim, kvm: make KvmVM a System parameter	Curtis Dunham
2016-10-14	config: Make configs/common a Python package	Andreas Hansson
2016-10-13	ruby: Fix regressions and make Ruby configs Python packages	Andreas Hansson
2016-10-06	config: add a separate config file for the network.	Tushar Krishna
2015-12-07	config: Enable elastic trace capture and replay in se/fs	Radhika Jagtap
2015-09-30	isa,cpu: Add support for FS SMT Interrupts	Mitch Hayenga
2015-09-30	config,cpu: Add SMT support to Atomic and Timing CPUs	Mitch Hayenga
2015-09-06	config: allow ruby to be used with Minor CPU	Nilay Vaish
2015-04-23	config: enable setting SE-mode environment variables from file	bpotter
2015-03-02	mem: Move crossbar default latencies to subclasses	Andreas Hansson
2015-01-20	scons: Do not build the InOrderCPU	Andreas Hansson
2014-11-23	config, kvm: Enabling KvmCPU in SE mode	Alexandru Dutu
2014-11-18	configs: small fix to ruby portion of fs.py and se.py	Nilay Vaish
2014-11-06	ruby: interface with classic memory controller	Nilay Vaish
2014-11-06	ruby: single physical memory in fs mode	Nilay Vaish
2014-09-20	mem: Rename Bus to XBar to better reflect its behaviour	Andreas Hansson
2014-09-20	cpu: use probes infrastructure to do simpoint profiling	Dam Sunwoo
2014-09-01	ruby: Fixes clock domains in configuration files	Emilio Castillo ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2014-04-01	configs: use SimpleMemory when using ruby in se mode	Nilay Vaish
2014-03-20	config: ruby: rename _cpu_ruby_ports to _cpu_ports	Nilay Vaish
2014-03-20	config: remove ruby_fs.py	Nilay Vaish
2014-03-20	ruby: no piobus in se mode	Nilay Vaish
2014-02-24	ruby: correct errors in changeset 4eec7bdde5b0	Nilay Vaish
2014-01-24	arm: Add support for ARMv8 (AArch64 & AArch32)	ARM gem5 Developers
2013-10-07	config: set cwd for processes in se.py	Nilay Vaish
2013-08-19	config: Command line support for multi-channel memory	Andreas Hansson
2013-08-19	power: Add voltage domains to the clock domains	Akash Bagdia
2013-07-18	config: Update script to set cache line size on system	Andreas Hansson
2013-06-28	configs: rearrange the available options in Options.py	Nilay Vaish
2013-06-27	sim: Add the notion of clock domains to all ClockedObjects	Akash Bagdia
2013-06-27	config: Add a system clock command-line option	Akash Bagdia
2013-06-27	config: Add a CPU clock command-line option	Akash Bagdia
2013-06-13	config: Do not instantiate membus when using ruby	Nilay Vaish
2013-04-22	config: Add a mem-type config option to se/fs scripts	Andreas Hansson
2013-04-22	cpu: generate SimPoint basic block vector profiles	Dam Sunwoo
2013-03-06	ruby: remove the functional copy of memory in se mode	Nilay Vaish
2013-01-07	arch: Make the ISA class inherit from SimObject	Andreas Sandberg
2012-10-26	config: Add a check for fastmem only used with Atomic CPU	Andreas Hansson
2012-09-28	Configs: SE script fix for Alpha and Ruby simulations	Malek Musleh
2012-09-12	se.py Ruby: Connect TLB walker ports	Joel Hestness
2012-09-11	se.py: removes error in passing options to a binary	Nilay Vaish
2012-09-09	se.py: support specifying multiple programs via command line	Nilay Vaish
2012-07-23	Config: Use clock option in se/fs script and pass to switch_cpus	Andreas Hansson
2012-07-10	ruby: changes how Topologies are created	Brad Beckmann
2012-05-31	Bus: Split the bus into a non-coherent and coherent bus	Andreas Hansson
2012-05-16	Config: Fix a typo in the se.py script for setting fastmem	Andreas Hansson
2012-04-17	SE Config: Changed se.py to support multithreaded mode	Jayneel Gandhi
2012-04-06	MEM: Enable multiple distributed generalized memories	Andreas Hansson
2012-04-03	Atomic: Remove the physmem_port and access memory directly	Andreas Hansson