summaryrefslogtreecommitdiff
path: root/configs/example
AgeCommit message (Expand)Author
2015-07-21configs: network test: remove redundant physical memoryNilay Vaish
2015-07-03mem: Remove redundant is_top_level cache parameterAndreas Hansson
2015-04-23config: enable setting SE-mode environment variables from filebpotter
2015-04-08config: Support full-system with SST's memory systemCurtis Dunham
2015-03-19config: Add soak test for memtest.pyAndreas Hansson
2015-03-19config: Specify OS type and release on command lineChris Emmons
2015-03-02mem: Move crossbar default latencies to subclassesAndreas Hansson
2015-02-16config: Add memcheck stress testAndreas Hansson
2015-01-16config: add --root-device machine parameterCurtis Dunham
2015-02-11config: Revamp memtest to allow testers on any levelAndreas Hansson
2015-02-11cpu: Tidy up the MemTest and make false sharing more obviousAndreas Hansson
2015-01-20scons: Do not build the InOrderCPUAndreas Hansson
2015-01-03arm: fix build_drive_system when not using default optionsAnthony Gutierrez
2014-12-23config: Add options to take/resume from SimPoint checkpointsDam Sunwoo
2014-12-04config: Add two options for setting the kernel command line.Gabe Black
2014-11-23config, kvm: Enabling KvmCPU in SE modeAlexandru Dutu
2014-11-18configs: small fix to ruby portion of fs.py and se.pyNilay Vaish
2014-11-06ruby: interface with classic memory controllerNilay Vaish
2014-11-06ruby: single physical memory in fs modeNilay Vaish
2014-10-29arm, tests: Update config files to more recent kernels and create 64-bit regr...Ali Saidi
2014-10-16config: Add the ability to read a config file using C++ and PythonAndreas Hansson
2014-09-20mem: Rename Bus to XBar to better reflect its behaviourAndreas Hansson
2014-09-20cpu: use probes infrastructure to do simpoint profilingDam Sunwoo
2014-09-01ruby: Fixes clock domains in configuration filesEmilio Castillo ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2014-08-10config: Fix cache latency param in mem testRadhika Jagtap
2014-04-01configs: use SimpleMemory when using ruby in se modeNilay Vaish
2014-03-20config: ruby: rename _cpu_ruby_ports to _cpu_portsNilay Vaish
2014-03-20config: fs.py: move creating of test/drive systems to functionsNilay Vaish
2014-03-20config: remove ruby_fs.pyNilay Vaish
2014-03-20ruby: no piobus in se modeNilay Vaish
2014-02-24ruby: correct errors in changeset 4eec7bdde5b0Nilay Vaish
2014-02-23ruby: route all packets through ruby portNilay Vaish
2014-02-21config: ruby_random_test: updates due to recent unrelated changesNilay Vaish
2014-01-31config: correct bug in x86 drive sys instantiationNilay Vaish
2014-01-27config: allow more than 3GB of memory for x86 simulationsNilay Vaish
2014-01-24arm: Add support for ARMv8 (AArch64 & AArch32)ARM gem5 Developers
2013-10-17util: Streamline .apc project convertsion scriptDam Sunwoo
2013-10-17config: Fix memtest example scriptAli Saidi
2013-10-09config: correct example ruby scriptsNilay Vaish
2013-10-07config: set cwd for processes in se.pyNilay Vaish
2013-09-17configs: Fix ruby_fs.py cache line sizeJoel Hestness
2013-09-12config: Add voltage domain to Ruby example scriptsAndreas Hansson
2013-08-19config: Command line support for multi-channel memoryAndreas Hansson
2013-08-19mem: Change AbstractMemory defaults to match the common caseAndreas Hansson
2013-08-19power: Add voltage domains to the clock domainsAkash Bagdia
2013-08-19config: Move the memory instantiation outside FSConfigAndreas Hansson
2013-07-18config: Update script to set cache line size on systemAndreas Hansson
2013-06-28configs: rearrange the available options in Options.pyNilay Vaish
2013-06-27sim: Add the notion of clock domains to all ClockedObjectsAkash Bagdia
2013-06-27config: Add a system clock command-line optionAkash Bagdia