summaryrefslogtreecommitdiff
path: root/configs/example
AgeCommit message (Expand)Author
2014-09-20mem: Rename Bus to XBar to better reflect its behaviourAndreas Hansson
2014-09-20cpu: use probes infrastructure to do simpoint profilingDam Sunwoo
2014-09-01ruby: Fixes clock domains in configuration filesEmilio Castillo ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2014-08-10config: Fix cache latency param in mem testRadhika Jagtap
2014-04-01configs: use SimpleMemory when using ruby in se modeNilay Vaish
2014-03-20config: ruby: rename _cpu_ruby_ports to _cpu_portsNilay Vaish
2014-03-20config: fs.py: move creating of test/drive systems to functionsNilay Vaish
2014-03-20config: remove ruby_fs.pyNilay Vaish
2014-03-20ruby: no piobus in se modeNilay Vaish
2014-02-24ruby: correct errors in changeset 4eec7bdde5b0Nilay Vaish
2014-02-23ruby: route all packets through ruby portNilay Vaish
2014-02-21config: ruby_random_test: updates due to recent unrelated changesNilay Vaish
2014-01-31config: correct bug in x86 drive sys instantiationNilay Vaish
2014-01-27config: allow more than 3GB of memory for x86 simulationsNilay Vaish
2014-01-24arm: Add support for ARMv8 (AArch64 & AArch32)ARM gem5 Developers
2013-10-17util: Streamline .apc project convertsion scriptDam Sunwoo
2013-10-17config: Fix memtest example scriptAli Saidi
2013-10-09config: correct example ruby scriptsNilay Vaish
2013-10-07config: set cwd for processes in se.pyNilay Vaish
2013-09-17configs: Fix ruby_fs.py cache line sizeJoel Hestness
2013-09-12config: Add voltage domain to Ruby example scriptsAndreas Hansson
2013-08-19config: Command line support for multi-channel memoryAndreas Hansson
2013-08-19mem: Change AbstractMemory defaults to match the common caseAndreas Hansson
2013-08-19power: Add voltage domains to the clock domainsAkash Bagdia
2013-08-19config: Move the memory instantiation outside FSConfigAndreas Hansson
2013-07-18config: Update script to set cache line size on systemAndreas Hansson
2013-06-28configs: rearrange the available options in Options.pyNilay Vaish
2013-06-27sim: Add the notion of clock domains to all ClockedObjectsAkash Bagdia
2013-06-27config: Add a system clock command-line optionAkash Bagdia
2013-06-27config: Add a CPU clock command-line optionAkash Bagdia
2013-06-27config: Remove redundant explicit setting of default clocksAkash Bagdia
2013-06-13config: Do not instantiate membus when using rubyNilay Vaish
2013-04-23config: Fix mem-type option not used in ruby_fs scriptMarco Elver
2013-04-22config: Add a mem-type config option to se/fs scriptsAndreas Hansson
2013-04-22config: Add a KVM VM to systems with KVM CPUsAndreas Sandberg
2013-04-22cpu: generate SimPoint basic block vector profilesDam Sunwoo
2013-03-06ruby: remove the functional copy of memory in se modeNilay Vaish
2013-02-15options: add command line option for dtb fileAnthony Gutierrez
2013-01-07config: Do not use hardcoded physmem in fs scriptAndreas Hansson
2013-01-07arch: Make the ISA class inherit from SimObjectAndreas Sandberg
2012-12-11ruby: modify the directed tester to read/write streamsNilay Vaish
2012-10-26config: Add a check for fastmem only used with Atomic CPUAndreas Hansson
2012-10-26config: Remove unused mem_size in fs.pyAndreas Hansson
2012-10-15ruby: improved support for functional accessesNilay Vaish
2012-10-15Mem: Use cycles to express cache-related latenciesAndreas Hansson
2012-09-28Configs: SE script fix for Alpha and Ruby simulationsMalek Musleh
2012-09-27Configs: Fix memtest cache latency to match new parametersAndreas Hansson
2012-09-27Configs: Fix memtest.py by moving the system portAndreas Hansson
2012-09-12se.py Ruby: Connect TLB walker portsJoel Hestness
2012-09-11se.py: removes error in passing options to a binaryNilay Vaish