index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
/
ruby
/
MI_example.py
Age
Commit message (
Expand
)
Author
2011-07-25
Ruby: Fix dma controller configs/ruby/MI_example.py
Nilay Vaish
2011-06-30
Ruby: Add support for functional accesses
Brad Beckmann ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2011-05-23
config: tweak ruby configs to clean up hierarchy
Steve Reinhardt
2011-04-28
network: convert links & switches to first class C++ SimObjects
Brad Beckmann
2011-03-28
Config: Import math in MI_example.py
Nilay Vaish
2011-03-25
ruby: fixed cache index setting
Brad Beckmann
2010-08-20
memtest: Memtester support for DMA
Brad Beckmann
2010-08-20
config: Improve ruby simobject names
Brad Beckmann
2010-08-20
config: reorganized how ruby specifies command-line options
Brad Beckmann
2010-08-20
config: moved python protocol config files
Brad Beckmann
2010-03-21
ruby: Reorganized Ruby topology and protocol files
Brad Beckmann
2010-03-21
ruby: Ruby support for sparse memory
Brad Beckmann
2010-03-21
ruby: Python config files now sets a unique id for each sequencer
Brad Beckmann
2010-01-29
ruby: MI_example updates to use the new config system
Brad Beckmann