index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
Age
Commit message (
Expand
)
Author
2007-05-27
Move SimObject python files alongside the C++ and fix
Nathan Binkert
2007-05-22
memtest.py:
Steve Reinhardt
2007-05-19
PhysicalMemory has vector of uniform ports instead of one special one.
Steve Reinhardt
2007-05-15
add an l2 cache option to se example config
Ali Saidi
2007-05-15
hopefully the final hacky change to make the bus bridge work ok
Ali Saidi
2007-05-14
couple more bug fixes for intel nic
Ali Saidi
2007-05-10
remove hit_latency and make latency do the right thing
Ali Saidi
2007-05-07
fix partial writes with a functional memory hack
Ali Saidi
2007-04-30
add a udp stream benchmark and a udp loopback benchmark
Ali Saidi
2007-04-30
make ping actually end
Ali Saidi
2007-04-26
Fix mutex test script for latest disk image.
Kevin Lim
2007-04-23
Fix the splash2 run script
Ron Dreslinski
2007-04-20
spec-surge-client.rcS:
Lisa Hsu
2007-03-22
Fix mcf benchmark object so it gets the arguments it expects.
Gabe Black
2007-03-06
Move all of the parameters of the Root SimObject so they are
Nathan Binkert
2007-03-03
Merge zizzer:/bk/newmem
Ali Saidi
2007-03-03
Add Iob and remove the fake device
Ali Saidi
2007-03-03
Implement Niagara I/O interface and rework interrupts
Ali Saidi
2007-03-03
Keep around which input set was used for a benchmark, and make vortex work wi...
Gabe Black
2007-02-21
Get rid of the ConsoleListener SimObject and just fold the
Nathan Binkert
2007-01-30
fix some checkpointing annoyances
Ali Saidi
2007-01-22
Merge zizzer.eecs.umich.edu:/bk/newmem
Gabe Black
2007-01-09
add memory mapped disk device
Ali Saidi
2007-01-03
Merge zizzer:/bk/newmem
Gabe Black
2006-12-22
Add options for setting the kernel to run and the
Nathan Binkert
2006-12-06
Many more fixes for SPARC_FS. Gets us to the point where SOFTINT starts
Ali Saidi
2006-12-04
automatically build sparc system or alpha system.
Lisa Hsu
2006-12-04
Merge zizzer:/bk/sparcfs
Lisa Hsu
2006-12-04
More changes to get SPARC fs closer. Now at 1.2M cycles before difference
Ali Saidi
2006-12-01
Merge zizzer:/bk/sparcfs
Lisa Hsu
2006-11-30
Load the hypervisor symbols twice, once with an address mask so that we can g...
Ali Saidi
2006-11-30
netperf-maerts-client.rcS:
Lisa Hsu
2006-11-29
Merge zizzer:/bk/sparcfs
Gabe Black
2006-11-26
Include check for making sure caches are enabled.
Kevin Lim
2006-11-22
Added a parameter to set memory to zero. This is to support Legion, and once ...
Gabe Black
2006-11-22
Merge zizzer:/bk/sparcfs
Gabe Black
2006-11-20
Add in rom/rams for the nvram, hypervisor description, and partition descript...
Gabe Black
2006-11-16
Implement a single config file to encompass all of the SPEC
Nathan Binkert
2006-11-16
Merge zower.eecs.umich.edu:/home/gblack/m5/newmemmemops
Gabe Black
2006-11-16
Fixes for SPARC_FS
Gabe Black
2006-11-15
Add L2 cache option to fs.py --l2cache
Ron Dreslinski
2006-11-13
Update splash2 config files
Ron Dreslinski
2006-11-12
Merge ktlim@zamp:./local/clean/tmp/test-regress
Kevin Lim
2006-11-12
Update for maxtick in splash2/memtest configs
Ron Dreslinski
2006-11-10
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-11-09
Get SPARC to the point that it starts running. Add ability to load the ROM bi...
Ali Saidi
2006-11-09
Merge ktlim@zizzer:/bk/newmem
Kevin Lim
2006-11-09
Clean up config scripts to not have to worry about attaching a cache only to ...
Kevin Lim
2006-11-08
simplify maxtick parsing in both the python and the c++.
Lisa Hsu
2006-11-08
make rcS files read from the m5 source directory, not /dist.
Lisa Hsu
[next]