index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
configs
Age
Commit message (
Expand
)
Author
2011-08-19
ARM: Add some MP regressions and clean up the disk images and kernels a bit
Ali Saidi
2011-08-19
ARM: Add VExpress_E support with PCIe to gem5
Ali Saidi
2011-08-19
ARM: Add support for Versatile Express boards
Ali Saidi
2011-08-02
Scons: Drop RUBY as compile time option.
Nilay Vaish
2011-07-26
Ruby: Fix instantiations of DMA controller and sequencer
Nilay Vaish
2011-07-25
Ruby: Fix dma controller configs/ruby/MI_example.py
Nilay Vaish
2011-07-11
se.py: Fixes the way ruby's options are added
Nilay Vaish
2011-07-03
Network_test: Conform it with functional access changes in Ruby
Nilay Vaish
2011-06-30
config: removed unnecessary slashes
Brad Beckmann
2011-06-30
Ruby: Add support for functional accesses
Brad Beckmann ext:(%2C%20Nilay%20Vaish%20%3Cnilay%40cs.wisc.edu%3E)
2011-06-17
ARM: Add m5ops and related support for workbegin() and workend() to ARM ISA.
Gedare Bloom
2011-05-23
config: revamp x86 config to avoid appending to SimObjectVectors
Steve Reinhardt
2011-05-23
config: tweak ruby configs to clean up hierarchy
Steve Reinhardt
2011-05-23
configs: missed spot progress-interval change
Korey Sewell
2011-05-21
configs: remove -p from ruby_network_test.py
Tushar Krishna
2011-05-20
configs: cleanup redundant/unused options
Korey Sewell
2011-05-07
NetworkTest: added sim_cycles parameter to the network tester.
Tushar Krishna
2011-05-04
ARM: Configure bootloader parameters
Ali Saidi
2011-04-28
network: basic link bw for garnet and simple networks
Brad Beckmann
2011-04-28
network: convert links & switches to first class C++ SimObjects
Brad Beckmann
2011-04-20
python: fix another bug from changes to main.py
Nathan Binkert
2011-04-04
ARM: Include IDE/CF controller by default in PBX model.
Ali Saidi
2011-04-04
Sim: Fix Simulation.py to allow more than 1 core for standard switching.
Anthony Gutierrez
2011-03-28
This patch supports cache flushing in MOESI_hammer
Somayeh Sardashti
2011-03-28
Config: Import math in MI_example.py
Nilay Vaish
2011-03-25
ruby: fixed cache index setting
Brad Beckmann
2011-03-21
This patch adds the network tester for simple and garnet networks.
Tushar Krishna
2011-03-19
configs: combine ruby_se.py and se.py to avoid all that code duplication
Lisa Hsu
2011-03-19
enable x86 workloads on se.py
Lisa Hsu
2011-03-19
se.py: Modify script to make multiprogramming much easier.
Lisa Hsu
2011-03-17
ARM: Bare metal system should have 256MB of RAM.
Ali Saidi
2011-03-17
Mem: Fix issue with dirty block being lost when entire block transferred to n...
Ali Saidi
2011-02-24
Configs: Explicitly import env in Benchmarks.py
Gabe Black
2011-02-23
ARM: Clarifies creation of Linux and baremetal ARM systems.
Ali Saidi
2011-02-23
configs: cache: add cache line size option
Korey Sewell
2011-02-23
configs: set default cache params
Korey Sewell
2011-02-11
VNC: Add VNC server to M5
Ali Saidi
2011-02-08
memtest: due to contention increase, increased deadlock threshold
Brad Beckmann
2011-02-08
config: fixed minor bug connecting dma devices to ruby
Brad Beckmann
2011-02-07
X86, Config: Move the setting of work count options to a separate function.
Gabe Black
2011-02-06
boot: script that creates a checkpoint after Linux boot up
Brad Beckmann
2011-02-06
ruby: numa bit fix for sparse memory
Brad Beckmann
2011-02-06
m5: added work completed monitoring support
Brad Beckmann
2011-02-06
ruby: x86 fs config support
Brad Beckmann
2011-02-06
MOESI_hammer: Added full-bit directory support
Brad Beckmann
2011-02-03
Mem,X86: Make the IO bridge pass APIC messages back towards the CPU.
Gabe Black
2011-02-03
Config: Keep track of uncached and cached ports separately.
Gabe Black
2011-02-02
X86: Change how the default disk image gets set up.
Gabe Black
2011-02-01
X86: Add L1 caches for the TLB walkers.
Gabe Black
2011-01-19
Time: Add a mechanism to prevent M5 from running faster than real time.
Gabe Black
[next]