summaryrefslogtreecommitdiff
path: root/configs
AgeCommit message (Expand)Author
2016-06-20config: Fix omission of walker cache in config scriptsAndreas Hansson
2016-06-09gpu-compute: parametrize Wavefront sizejkalamat
2016-05-27mem, config: Selective use of snoop filterStephan Diestelhorst
2016-05-19config, x86: Properly space pad the X86IntelMPBus Entry descriptionsBjoern A. Zeeb
2016-04-21config: Add missing point of coherency to memcheck scriptAndreas Hansson
2016-04-14dist: config file for distributed switchMohammad Alian
2016-03-08configs: Add a lat_mem_rd style test scriptAndreas Hansson
2016-02-10mem: Move the point of coherency to the coherent crossbarAndreas Hansson
2016-02-10mem: Deduce if cache should forward snoopsAndreas Hansson
2016-02-06style: remove trailing whitespaceSteve Reinhardt
2016-01-22ruby: changed all references to numCPs to num-cpBrad Beckmann
2016-01-19gpu-compute: AMD's baseline GPU modelTony Gutierrez
2016-01-15dev, arm: Add a platform with support for both aarch32 and aarch64Andreas Sandberg
2016-01-11configs: Fix inheritance of HMCSystem and cleanup spacingAndreas Hansson
2016-01-07config: Updates for distributed gem5 simulationsGabor Dozsa
2015-12-17configs: Make the default memtest behaviour more complexAndreas Hansson
2015-07-20ruby: more flexible ruby tester supportBrad Beckmann
2015-12-07config: Enable elastic trace capture and replay in se/fsRadhika Jagtap
2015-12-05dev: Rewrite PCI host functionalityAndreas Sandberg
2015-12-04arm, config: Automatically discover available platformsAndreas Sandberg
2015-11-22config: Added missing types to JSON/INI Python readerAndrew Bardsley
2015-11-22config: Minor fixes to the DRAM utilisation sweepAndreas Hansson
2015-11-06config: Update memtest to stress test clean writebacksAndreas Hansson
2015-11-06mem: Add an option to perform clean writebacks from cachesAndreas Hansson
2015-11-06config: Update memtest to stress test cache clusivityAndreas Hansson
2015-11-06mem: Add cache clusivityAndreas Hansson
2015-11-04configs: fix bug introduced due to 276ad9121192Nilay Vaish
2015-11-03mem: hmc: top level designErfan Azarkhish
2015-11-03sparc: add missing parameter to makeSparcSystem()Palle Lyckegaard
2015-10-14ruby: profiler: provide the number of vnets through ruby systemNilay Vaish
2015-10-01config: Fix 'learning gem5' configs after SMT pushAndreas Hansson
2015-09-30isa,cpu: Add support for FS SMT InterruptsMitch Hayenga
2015-09-30config,cpu: Add SMT support to Atomic and Timing CPUsMitch Hayenga
2015-09-25util: Fix minor issues in DRAM sweep scriptsAndreas Hansson
2015-09-16config: Add configs scripts used in Learning gem5Jason Lowe-Power
2015-09-06config: allow ruby to be used with Minor CPUNilay Vaish
2015-09-01ruby: remove random seedNilay Vaish
2015-08-30ruby: specify number of vnets for each protocolNilay Vaish
2015-08-21mem: Add explicit Cache subclass and make BaseCache abstractAndreas Hansson
2015-08-21ruby: Move Rubys cache class from Cache.py to RubyCache.pyAndreas Hansson
2015-08-19ruby: reverts to changeset: bf82f1f7b040Nilay Vaish
2015-08-14ruby: profiler: provide the number of vnets through ruby systemNilay Vaish
2015-08-14ruby: remove random seedNilay Vaish
2015-08-14ruby: Protocol changes for SimObject MessageBuffersJoel Hestness
2015-08-14ruby: Expose MessageBuffers as SimObjectsJoel Hestness
2015-08-14ruby: Remove the RubyCache/CacheMemory latencyJoel Hestness
2015-08-03misc: Coupling gem5 with SystemC TLM2.0Matthias Jung
2015-08-03ruby: correctly number the sequencer in MESI_Three_Level.pyNilay Vaish
2015-07-20config: add base class for ruby controllersDavid Hashe
2015-07-20ruby: initialize replacement policies with their own simobjsDavid Hashe
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 18:34:39 +0000