summaryrefslogtreecommitdiff
path: root/configs
AgeCommit message (Expand)Author
2006-12-04automatically build sparc system or alpha system.Lisa Hsu
2006-12-04Merge zizzer:/bk/sparcfsLisa Hsu
2006-12-04More changes to get SPARC fs closer. Now at 1.2M cycles before differenceAli Saidi
2006-12-01Merge zizzer:/bk/sparcfsLisa Hsu
2006-11-30Load the hypervisor symbols twice, once with an address mask so that we can g...Ali Saidi
2006-11-30netperf-maerts-client.rcS:Lisa Hsu
2006-11-29Merge zizzer:/bk/sparcfsGabe Black
2006-11-26Include check for making sure caches are enabled.Kevin Lim
2006-11-22Added a parameter to set memory to zero. This is to support Legion, and once ...Gabe Black
2006-11-22Merge zizzer:/bk/sparcfsGabe Black
2006-11-20Add in rom/rams for the nvram, hypervisor description, and partition descript...Gabe Black
2006-11-16Implement a single config file to encompass all of the SPECNathan Binkert
2006-11-16Merge zower.eecs.umich.edu:/home/gblack/m5/newmemmemopsGabe Black
2006-11-16Fixes for SPARC_FSGabe Black
2006-11-15Add L2 cache option to fs.py --l2cacheRon Dreslinski
2006-11-13Update splash2 config filesRon Dreslinski
2006-11-12Merge ktlim@zamp:./local/clean/tmp/test-regressKevin Lim
2006-11-12Update for maxtick in splash2/memtest configsRon Dreslinski
2006-11-10Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-11-09Get SPARC to the point that it starts running. Add ability to load the ROM bi...Ali Saidi
2006-11-09Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-11-09Clean up config scripts to not have to worry about attaching a cache only to ...Kevin Lim
2006-11-08simplify maxtick parsing in both the python and the c++.Lisa Hsu
2006-11-08make rcS files read from the m5 source directory, not /dist.Lisa Hsu
2006-11-08change to os.path.join like nate wanted.Lisa Hsu
2006-11-01factor some more commone code and enable going from checkpoint into arbitrary...Lisa Hsu
2006-11-01make it so that you can do a standard switch without the caches option. this...Lisa Hsu
2006-11-01change name of 2nd switch_cpu so that ckpt recovery with multiple cpus doens'...Lisa Hsu
2006-10-31Fix up configs.Kevin Lim
2006-10-31Merge ktlim@zizzer:/bk/newmemKevin Lim
2006-10-31Remove mem parameter. Now the translating port asks the CPU's dcache's peer ...Kevin Lim
2006-10-30FSConfig.py:Lisa Hsu
2006-10-30se.py, fs.py:Lisa Hsu
2006-10-30ensure that there is a "/" between the cptdir and the cpt.%d.Lisa Hsu
2006-10-30Merge zizzer:/bk/newmemLisa Hsu
2006-10-30decouple the switch option from the warmup period option - parsing was confus...Lisa Hsu
2006-10-30Use some python os.path stuff to make it more flexible where we can execute t...Kevin Lim
2006-10-30add some comments and make the warmup period in a switchover parameterizable.Lisa Hsu
2006-10-27factor out common run code from se.py and fs.py.Lisa Hsu
2006-10-24Fix fs.py. Lisa did you test this? Is there some wierd python version thing?Ali Saidi
2006-10-23warmup of 1B cpu cycles.Lisa Hsu
2006-10-23Merge zizzer:/bk/newmemLisa Hsu
2006-10-23make a lot of the same changes as to fs.py for checkpointing.Lisa Hsu
2006-10-23changes regarding fs.pyLisa Hsu
2006-10-22Add mutex test to Benchmarks.py.Steve Reinhardt
2006-10-20Add some default options, point it to the /dist version of the splash benchmarksRon Dreslinski
2006-10-20Clean up splash2 so it works in v2.0Ron Dreslinski
2006-10-20Give physical memory some latency to stress the systemRon Dreslinski
2006-10-20Add a config file in the example with the memtester and some parser options.Ron Dreslinski
2006-10-19First cut at LL/SC support in caches (atomic mode only).Steve Reinhardt
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-06 21:15:35 +0000