index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
cpu
/
exetrace.cc
Age
Commit message (
Expand
)
Author
2005-02-25
Fix timing modeling of faults: functionally the very next instruction after
Steve Reinhardt
2004-11-15
Minor fixes for pc sampling profile.
Steve Reinhardt
2004-11-15
Add support for sampled PC profiling to FullCPU.
Steve Reinhardt
2004-06-08
Updated Copyright with information in bitkeeper changelogs
Ali Saidi
2004-06-01
Added ability to specify system type/revision in config file. This
Ali Saidi
2004-05-06
Whole mess'o'changes.. see individual files
Andrew Schultz
2004-01-28
our first interrupt
Ali Saidi
2004-01-12
Added code to print out the symbol if one exists for an address
Ali Saidi
2003-12-19
Minor cleanup of trace/output stuff (leftover from EINTR bug fix).
Steve Reinhardt
2003-11-03
Minor changes to instruction trace output.
Steve Reinhardt
2003-10-21
Don't need to include sim/param.hh in sim_object.hh anymore.
Steve Reinhardt
2003-10-10
Make include paths explicit and update makefile accordingly.
Steve Reinhardt
2003-10-10
File moves for the reorg. Tree is in broken state until I commit the makefil...
Steve Reinhardt
