index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
dev
/
tsunami_pchip.hh
Age
Commit message (
Expand
)
Author
2006-02-16
Changed the fault enum into a class, and fixed everything up to work with it....
Gabe Black
2005-11-20
io_bus is split out into pio_bus and dma_bus so that any device
Nathan Binkert
2005-09-12
fixes for gcc 4.0
Ali Saidi
2005-06-05
Many files:
Steve Reinhardt
2005-06-04
Fix doxgyen comments
Ali Saidi
2004-07-12
make the cache access latency a parameter that is based on bus
Nathan Binkert
2004-06-10
Fixes for detailed boot, made cttz and ctlz instructions more compact,
Ali Saidi
2004-06-04
Merge
Ali Saidi
2004-06-04
Updated copyright on Tsunami and kern/linux files.
Ali Saidi
2004-06-03
Fixes in translation in PCI to DMA address to fix boot problems with
Andrew Schultz
2004-05-30
Cleaned up and commented code. I think we are ready to merge with head.
Ali Saidi
2004-02-21
Added initial (hackish) support for translating between a PCI bus address
Andrew Schultz
2004-02-10
Changed new linux stuff to work with new FunctionalMemory interface and
Andrew Schultz
2004-02-03
Fix to support redefinition of functional_memory base class
Andrew Schultz
2004-01-27
Add support for RTC to interrupt, HACK in alpha_console temporary
Ron Dreslinski
2004-01-21
one step closer to booting
Ali Saidi