index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
dev
Age
Commit message (
Expand
)
Author
2004-12-06
Add support for Tsunami with 64 processors
Ali Saidi
2004-11-22
Print a warning if two devices are sharing the same interrupt
Ali Saidi
2004-11-18
Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/m5
Nathan Binkert
2004-11-18
always initalize the size of a packet (forgotten on checkpoints
Nathan Binkert
2004-11-18
add a bunch of stats for interrupt classification, coalescing characterizatio...
Lisa Hsu
2004-11-17
serialization fix for the NS GigE driver
Nathan Binkert
2004-11-17
fix sinic unserialization
Nathan Binkert
2004-11-17
properly implement the fifo _reserved stuff.
Nathan Binkert
2004-11-17
initialize _reserved
Nathan Binkert
2004-11-16
Fix a bug where we would improperly calculate if the FIFO was
Nathan Binkert
2004-11-13
Get rid of obsolete sim/sim_stats.* files (looks like these
Steve Reinhardt
2004-11-13
Add the Simple Integrated Network Interface Controller
Nathan Binkert
2004-11-13
don't handle device specific configuration stuff in the base
Nathan Binkert
2004-11-13
Use the new PacketFifo class to avoid manual calculations
Nathan Binkert
2004-11-13
change the serialization of a packet so that we don't
Nathan Binkert
2004-11-13
we shouldn't ever pass around references to PacketPtrs,
Nathan Binkert
2004-11-13
forgot a change in the previous commit. the ide controller
Nathan Binkert
2004-11-13
Use parameter structs for initialization so it's easier
Nathan Binkert
2004-11-13
sort #includes
Nathan Binkert
2004-11-13
Macros are nasty, so let's get rid of them. Convert all
Nathan Binkert
2004-10-25
Merge zizzer:/bk/m5 into zeep.eecs.umich.edu:/z/saidi/work/m5-smp
Ali Saidi
2004-10-25
changes to make interrupts part of the platform rather than tsunami
Ali Saidi
2004-10-23
flesh out the TCP/IP/Ethernet support
Nathan Binkert
2004-10-23
get rid of some unused variables
Nathan Binkert
2004-10-23
get rid of pmap.h and make things variables and inline
Nathan Binkert
2004-10-22
Clean up the Range class and associated usages. The code was
Nathan Binkert
2004-10-19
Clean up/standardize handling of various output files.
Steve Reinhardt
2004-10-16
Fixes for bigendian platforms
Ali Saidi
2004-09-21
a bit more cleaning of the network header wrappers.
Nathan Binkert
2004-09-20
Clean up network header stuff and make it more generic. Use
Nathan Binkert
2004-08-31
Updates to make SMP work.
Ali Saidi
2004-08-20
Fixup interrupting of the ethernet device.
Nathan Binkert
2004-08-11
cleanup interrupt code for gigabit device
Nathan Binkert
2004-08-11
std::
Nathan Binkert
2004-07-30
better debugging
Nathan Binkert
2004-07-30
Fix a few bugs in the receive state machine. In doing back to tracking
Nathan Binkert
2004-07-30
make all ethernet dma use the new interface
Nathan Binkert
2004-07-30
better debugging of DMA operations
Nathan Binkert
2004-07-26
style
Nathan Binkert
2004-07-23
When a packet has finished transmitting, kick the state
Nathan Binkert
2004-07-23
notify the transmitter when the packet has finished transmitting.
Nathan Binkert
2004-07-22
Add support to store less than the full packet in an etherdump
Nathan Binkert
2004-07-21
Wrap tracing stuff in #if TRACING_ON to avoid compile error
Nathan Binkert
2004-07-14
Fix serialization when a tx interrupt isn't scheduled
Erik Hallnor
2004-07-14
Fix infinite loop in ns_gige stat machine
Nathan Binkert
2004-07-12
make the cache access latency a parameter that is based on bus
Nathan Binkert
2004-07-12
make tx/rx fifo size a param, also fix the empty dma problem by adjusting the...
Lisa Hsu
2004-07-09
Remove second pciToDma translation on current PRD address pointer b/c
Andrew Schultz
2004-07-09
Merge zizzer.eecs.umich.edu:/bk/m5
Lisa Hsu
2004-07-09
when you add caches, dma commands within the state machine are delayed and ca...
Lisa Hsu
[prev]
[next]