summaryrefslogtreecommitdiff
path: root/src/arch/alpha/locked_mem.hh
AgeCommit message (Expand)Author
2014-01-24cpu: Add CPU support for generatig wake up events when LLSC adresses are snoo...Ali Saidi
2013-01-07o3: Fix issue with LLSC ordering and speculationAli Saidi
2010-12-07O3: Make all instructions that write a misc. register not perform the write u...Giacomo Gabrielli
2009-07-08Alpha: Pull the MiscRegFile fully into the ISA object.Gabe Black
2008-11-02Add in Context IDs to the simulator. From now on, cpuId is almost never used,Lisa Hsu
2008-11-02make BaseCPU the provider of _cpuId, and cpuId() instead of being scatteredLisa Hsu
2008-09-27style: Make a style pass over the whole arch/alpha directory.Nathan Binkert
2007-03-07*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscRegAli Saidi
2007-02-12Merge zizzer:/bk/newmemAli Saidi
2007-02-12rename store conditional stuff as extra data so it can be used for conditiona...Ali Saidi
2007-02-12Move store conditional result checking from SimpleAtomicCpu writeSteve Reinhardt
2006-11-09Moved the Alpha MiscRegFile into it's own file, and got rid of the Alpha spec...Gabe Black
2006-10-08Implement Alpha LL/SC support for SimpleCPU (Atomic & Timing)Steve Reinhardt