index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
alpha
/
regfile.hh
Age
Commit message (
Expand
)
Author
2006-11-10
Actually finished moving the register file stuff around.
Gabe Black
2006-11-10
Split out alpha integer register file into it's own files.
Gabe Black
2006-11-09
Moved the Alpha MiscRegFile into it's own file, and got rid of the Alpha spec...
Gabe Black
2006-11-01
Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register ...
Gabe Black
2006-10-31
We don't include ipr.cc in SE builds, so don't call it.
Gabe Black
2006-10-31
Make the IPRs use regular miscreg indexes, and make a table or two to find th...
Gabe Black
2006-10-31
Move IntrFlag into the MiscRegFile and get rid of specialized accessor functi...
Gabe Black
2006-08-11
Started adding a system to output data after every instruction.
Gabe Black
2006-08-11
Pushed most of constants.hh back into isa_traits.hh and regfile.hh and create...
Gabe Black
2006-07-06
Various serialization changes to make it possible for the O3CPU to checkpoint.
Kevin Lim
2006-06-07
Clear misc regs at startup.
Kevin Lim
2006-06-06
Change ExecContext to ThreadContext. This is being renamed to differentiate ...
Kevin Lim
2006-05-31
Updated Authors from bk prs info
Ali Saidi
2006-05-22
New directory structure:
Steve Reinhardt