index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
alpha
/
tlb.hh
Age
Commit message (
Expand
)
Author
2008-08-13
Return an UnimpFault for an ITB translation of an uncachable address. We don'...
Ali Saidi
2008-02-26
TLB: Make a TLB base class and put a virtual demapPage function in it.
Gabe Black
2007-08-30
params: Deprecate old-style constructors; update most SimObject constructors.
Miles Kaufmann
2007-08-26
Address translation: Make the page table more flexible.
Gabe Black
2007-08-08
alpha: Quick fix for things related to TLB MRU cache.
Vincentius Robby
2007-08-07
Alpha: Fix an off by one error with the tlb caching mechanism.
Gabe Black
2007-08-04
alpha: Implement a cache for recently used page table entries
Vincentius Robby
2006-10-31
Put the Alpha tlb stuff into the AlphaISA namespace, and give the classes mor...
Gabe Black
2006-08-15
Fixed ALPHA_FS by moving the remnants of isa_fullsys_traits.hh into arch/alph...
Gabe Black
2006-06-06
Change ExecContext to ThreadContext. This is being renamed to differentiate ...
Kevin Lim
2006-05-31
Updated Authors from bk prs info
Ali Saidi
2006-05-22
New directory structure:
Steve Reinhardt