index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
alpha
Age
Commit message (
Expand
)
Author
2009-02-25
CPU: Implement translateTiming which defers to translateAtomic, and convert t...
Gabe Black
2009-02-25
ISA: Replace the translate functions in the TLBs with translateAtomic.
Gabe Black
2009-02-23
debug: Move debug_break into src/base
Nathan Binkert
2009-02-16
sycalls: implement mremap() and add DATA flag for getrlimit(). mremap has bee...
Lisa Hsu
2009-02-09
scons: Require SCons version 0.98.1
Nathan Binkert
2009-01-25
CPU: Add a setCPU function to the interrupt objects.
Gabe Black
2009-01-24
pseudo inst: Add new wake cpu instruction for sending a message to wake a cpu.
Nathan Binkert
2008-12-17
Make Alpha pseudo-insts available from SE mode.
Steve Reinhardt
2008-12-07
imported patch aux-fix.patch
Lisa Hsu
2008-12-06
flags: Change naming of functions to be clearer
Nathan Binkert
2008-12-05
This brings M5 closer to modernity - the kernel being advertised is newer so ...
Lisa Hsu
2008-11-15
syscalls: fix latent brk/obreak bug.
Steve Reinhardt
2008-11-14
Fix a bunch of bugs I introduced when I changed the flags stuff for packets.
Nathan Binkert
2008-11-10
pseudo inst: Add rpns (read processor nanoseconds) instruction.
Nathan Binkert
2008-11-10
mem: update stuff for changes to Packet and Request
Nathan Binkert
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
Make it so that all thread contexts are registered with the System, even in
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-21
style: Use the correct m5 style for things relating to interrupts.
Nathan Binkert
2008-10-20
O3CPU: Undo Gabe's changes to remove hwrei and simpalcheck from O3 CPU. Remo...
Ali Saidi
2008-10-12
Get rid of old RegContext code.
Gabe Black
2008-10-12
CPU: Create a microcode ROM object in the CPU which is defined by the ISA.
Gabe Black
2008-10-12
Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...
Gabe Black
2008-10-12
CPU: Eliminate the get_vec function.
Gabe Black
2008-10-11
CPU: Eliminate the simPalCheck funciton.
Gabe Black
2008-10-11
CPU: Eliminate the hwrei function.
Gabe Black
2008-10-10
TLB: Make all tlbs derive from a common base class in both python and C++.
Gabe Black
2008-10-10
misc: remove #include <cassert> from misc.hh since not everyone needs it.
Nathan Binkert
2008-10-09
SimObjects: Clean up handling of C++ namespaces.
Nathan Binkert
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-09-29
alpha: Need to include cstring so that g++ 4.3 works.
Nathan Binkert
2008-09-27
gcc: Add extra parens to quell warnings.
Nathan Binkert
2008-09-27
style: Make a style pass over the whole arch/alpha directory.
Nathan Binkert
2008-09-27
alpha: Clean up namespace usage.
Nathan Binkert
2008-09-27
arch: TheISA shouldn't really ever be used in the arch directory.
Nathan Binkert
2008-09-27
alpha: Get rid fo the namespace called EV5.
Nathan Binkert
2008-09-27
style
Nathan Binkert
2008-09-22
style
Nathan Binkert
2008-09-19
We're using the static keyword improperly in some cases.
Nathan Binkert
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-08-13
Return an UnimpFault for an ITB translation of an uncachable address. We don'...
Ali Saidi
2008-07-23
syscalls: Add a bunch of missing system calls.
Michael Adler
2008-07-11
m5ops: clean up the m5ops stuff.
Nathan Binkert
2008-07-01
Remove delVirtPort() and make getVirtPort() only return cached version.
Ali Saidi
2008-07-01
Change everything to use the cached virtPort rather than created their own ea...
Ali Saidi
2008-02-26
TLB: Make a TLB base class and put a virtual demapPage function in it.
Gabe Black
2007-11-15
Add CoreSpecific type to all archs
Korey Sewell
2007-11-15
Get MIPS simple regression working. Take out unecessary functions "setShadowS...
Korey Sewell
2007-11-15
branch merge
Korey Sewell
2007-11-13
Add in files from merge-bare-iron, get them compiling in FS and SE mode
Korey Sewell
[next]