index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
faults.cc
Age
Commit message (
Expand
)
Author
2019-10-03
arch-arm: Set CM bit in DataAbort
Giacomo Travaglini
2019-09-18
arch-arm: ISV bit in DataAbort should check for translation stage
Giacomo Travaglini
2019-08-20
arch-arm: Replace direct use cpsr.el with currEL helper
Giacomo Travaglini
2019-08-05
arch-arm: Implement ARMv8.1-PAN, Privileged access never
Giacomo Travaglini
2019-07-18
arch-arm: Add first-/non-faulting load instructions
Gabor Dozsa
2019-04-29
arch-arm: Faults DebugFlag now printing inst opcode if available
Giacomo Travaglini
2019-04-29
arch-arm: Report real instruction encoding when Undefined
Giacomo Travaglini
2018-11-07
arch-arm: ArmSystem::resetAddr64 renamed to be used in AArch32
Giacomo Travaglini
2018-11-07
arch-arm: Remove SCTLR.VE bit
Giacomo Travaglini
2018-06-22
arch-arm: AArch32 execution triggering AArch64 SW Break
Giacomo Travaglini
2018-06-14
arch-arm: Adapting IllegalExecution fault for AArch32
Giacomo Travaglini
2018-06-14
arch-arm: Add Illegal Execution flag to PCState
Giacomo Travaglini
2018-06-06
arch-arm: Adjust breakpoint EC depending on source state
Andreas Sandberg
2018-03-15
arch-arm: Fix unused variable warning in faults.cc
Nikos Nikoleris
2018-03-08
arch-arm: Enable Debug IFSC when faulting to aarch64 mode
Giacomo Travaglini
2018-03-08
arch-arm: Fix FSC generation in AbortFault
Giacomo Travaglini
2018-03-08
arch-arm: Introduce update method in ArmFault class
Giacomo Travaglini
2018-03-08
arch-arm: Fix PCAlignmentFault routing to Hypervisor
Giacomo Travaglini
2018-02-13
sim: Make Stats truly non-copy-constructible
Rekai Gonzalez-Alberquilla
2018-02-08
arch-arm: Correct SecureMonitorTrap vals for aarch32
Giacomo Travaglini
2018-02-08
arch-arm: Fixed error in choosing vector offset
Chuan Zhu
2018-02-08
arch-arm: Handle route to EL2 in Supervisor Trap
Chuan Zhu
2017-12-21
arch-arm: Hyp routed undef fault need to change its syndrome
Giacomo Travaglini
2017-12-19
arch-arm: Change casting type from reinterpret to static
Giacomo Travaglini
2017-11-22
arch-arm: Add support for the brk instruction
Andreas Sandberg
2017-11-15
arch-arm: Removing FlushPipe fault, using SquashAfter
Giacomo Travaglini
2015-07-20
syscall_emul: [patch 13/22] add system call retry capability
Brandon Potter
2016-11-09
style: [patch 1/22] use /r/3648/ to reorganize includes
Brandon Potter
2016-08-02
arm: correctly assign faulting IPA's to HPFAR_EL2
Dylan Johnson
2016-08-02
arm: Fix secure state checking in various places
Dylan Johnson
2016-08-02
arm: Add check to fault routing for hypervisor/virtualization
Dylan Johnson
2016-08-02
arm: Add AArch64 hypervisor call instruction 'hvc'
Dylan Johnson
2016-08-02
arm: enable EL2 support
Curtis Dunham
2016-05-27
arm: Use the target EL state when determining fault format
Andreas Sandberg
2015-09-30
isa,cpu: Add support for FS SMT Interrupts
Mitch Hayenga
2014-09-27
arch: Use const StaticInstPtr references where possible
Andreas Hansson
2014-09-12
style: Fix line continuation, especially in debug messages
Andrew Bardsley
2014-04-29
arm: use condition code registers for ARM ISA
Curtis Dunham
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers
2013-02-19
scons: Add warning for missing field initializers
Andreas Hansson
2012-01-29
Implement Ali's review feedback.
Gabe Black
2011-11-02
SE/FS: Get rid of FULL_SYSTEM in the ARM ISA.
Gabe Black
2011-09-13
LSQ: Only trigger a memory violation with a load/load if the value changes.
Ali Saidi
2011-08-19
Fix bugs due to interaction between SEV instructions and O3 pipeline
Geoffrey Blake
2011-05-23
O3: Fix issue with interrupts/faults occuring in the middle of a macro-op
Geoffrey Blake
2011-05-13
ARM: Further break up condition code into NZ, C, V bits.
Ali Saidi
2011-05-13
ARM: Remove the saturating (Q) condition code from the renamed register.
Ali Saidi
2011-05-13
ARM: Break up condition codes into normal flags, saturation, and simd.
Ali Saidi
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-04-15
includes: sort all includes
Nathan Binkert
[next]