index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
insts
/
mem.hh
Age
Commit message (
Expand
)
Author
2010-06-02
ARM: Add a base class for SRS.
Gabe Black
2010-06-02
ARM: Implement the strex instructions.
Gabe Black
2010-06-02
ARM: Add a base class for the RFE instruction.
Gabe Black
2010-06-02
ARM: Explicitly keep track of the second destination for double loads/stores.
Gabe Black
2010-06-02
ARM: Implement the swp and swpb instructions.
Gabe Black
2010-06-02
ARM: Remove the special naming for the new memory instructions.
Gabe Black
2010-06-02
ARM: Eliminate the old memory formats which are no longer used.
Gabe Black
2010-06-02
ARM: Implement a new set of base classes for non macro memory instructions.
Gabe Black
2009-07-08
ARM: Improve memory instruction disassembly.
Gabe Black
2009-07-08
ARM: Get rid of the MemAcc and EAComp static insts.
Gabe Black
2009-07-08
ARM: Add an AddrMode2 format for memory instructions that use address mode 2.
Gabe Black
2009-07-08
ARM: Add an AddrMode3 format for memory instructions that use address mode 3.
Gabe Black
2009-06-21
ARM: Simplify the ISA desc by pulling some classes out of it.
Gabe Black
