index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
insts
/
static_inst.cc
Age
Commit message (
Expand
)
Author
2018-10-26
arch-arm: We add PRFM PST instruction for arm
yuetsu.kodama
2018-06-22
arch-arm: AArch32 execution triggering AArch64 SW Break
Giacomo Travaglini
2018-06-22
arch-arm: BadMode checking if corresponding EL is implemented
Giacomo Travaglini
2018-02-16
arch-arm: Fix Secure state check in checkFPAdvSIMDTrap64
Chuan Zhu
2018-02-08
arch-arm: Don't change PSTATE in Illegal Exception return
Giacomo Travaglini
2018-02-07
arch-arm: Change function name for banked miscregs
Giacomo Travaglini
2018-02-07
arch-arm: Fix AArch32 SETEND Instruction
Giacomo Travaglini
2018-02-07
arch-arm: Correct Illegal Exception Return detection
Giacomo Travaglini
2017-12-21
arch-arm: Fixed WFE/WFI trapping behaviour
Giacomo Travaglini
2017-07-05
cpu: Added interface for vector reg file
Rekai Gonzalez-Alberquilla
2017-07-05
arch, cpu: Architectural Register structural indexing
Nathanael Premillieu
2016-11-09
style: [patch 1/22] use /r/3648/ to reorganize includes
Brandon Potter
2016-06-02
arm: Rewrite ERET to behave according to the ARMv8 ARM
Andreas Sandberg
2016-06-02
arm: Correctly check FP/SIMD access permission in aarch32
Andreas Sandberg
2016-03-16
arm: Fix disasm printing
Nathanael Premillieu
2015-07-28
revert 5af8f40d8f2c
Nilay Vaish
2015-07-26
cpu: implements vector registers
Nilay Vaish
2014-04-29
arm: use condition code registers for ARM ISA
Curtis Dunham
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers
2013-10-15
cpu: add a condition-code register class
Yasuko Eckert
2013-10-15
cpu: clean up architectural register classification
Steve Reinhardt
2011-04-15
includes: sort all includes
Nathan Binkert
2010-06-02
ARM: Don't rely on undefined behavior to get arithmetic right shift.
Gabe Black
2010-06-02
ARM: Replace the interworking branch base class with a special operand.
Gabe Black
2010-06-02
ARM: Get rid of unnecessary flag calculating functions.
Gabe Black
2010-06-02
ARM: Implement disassembly for the new data processing classes.
Gabe Black
2010-06-02
ARM: Move the modified_imm function from all ARM instructions to just data pr...
Gabe Black
2010-06-02
ARM: Add a .w to the disassembly of 32 bit thumb instructions.
Gabe Black
2010-06-02
ARM: Replace the "never" condition with the "unconditional" condition.
Gabe Black
2010-06-02
ARM: Add a function to decode 32 bit thumb immediate values.
Gabe Black
2010-06-02
ARM: Add a new base class for instructions that can do an interworking branch.
Gabe Black
2009-11-17
ARM: Begin implementing CP15
Ali Saidi
2009-11-04
build: fix compile problems pointed out by gcc 4.4
Nathan Binkert
2009-07-08
ARM: Tune up predicated instruction decoding.
Gabe Black
2009-07-01
ARM: Use the new DataOp format to simplify the decoder.
Gabe Black
2009-06-27
ARM: Show more information when disassembling data processing intstructions.
Gabe Black
2009-06-27
ARM: Show branch targets relative to the nearest symbol.
Gabe Black
2009-06-27
ARM: Write a function for printing mnemonics and predicates.
Gabe Black
2009-06-26
ARM: Fill out the printReg function.
Gabe Black
2009-06-21
ARM: Simplify some utility functions.
Gabe Black
2009-06-21
ARM: Move util functions out of the isa desc.
Gabe Black
2009-06-21
ARM: Simplify the ISA desc by pulling some classes out of it.
Gabe Black
