index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
insts
Age
Commit message (
Expand
)
Author
2015-07-26
cpu: implements vector registers
Nilay Vaish
2015-02-16
arm: Merge ISA files with pseudo instructions
Andreas Sandberg
2015-01-25
arm: always set the IsFirstMicroop flag
Ali Saidi
2014-12-23
arm: Raise an alignment fault if a PC has illegal alignment
Andreas Sandberg
2014-11-14
arm: Fixes based on UBSan and static analysis
Andreas Hansson
2014-10-16
arch: Use shared_ptr for all Faults
Andreas Hansson
2014-10-01
arm: More UBSan cleanups after additional full-system runs
Andreas Hansson
2014-09-27
arm: Fixed undefined behaviours identified by gcc
Andreas Hansson
2014-09-03
arm: Make memory ops work on 64bit/128-bit quantities
Mitch Hayenga
2014-09-03
arm: Fix v8 neon latency issue for loads/stores
Mitch Hayenga
2014-04-29
arm: use condition code registers for ARM ISA
Curtis Dunham
2014-03-11
arm: remove dead code fplib mul64x64
Curtis Dunham
2014-05-09
arm: Add branch flags onto macroops
Andrew Bardsley
2014-04-23
arm: Correctly display disassembly of vldmia/vstmia
Curtis Dunham
2014-03-07
scons: Fixes uninitialized warnings issued by clang
Mitch Hayenga
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers
2013-10-15
cpu: add a condition-code register class
Yasuko Eckert
2013-10-15
cpu: rename *_DepTag constants to *_Reg_Base
Steve Reinhardt
2013-10-15
cpu: clean up architectural register classification
Steve Reinhardt
2013-04-17
arm: set ldr_ret_uop as conditional or unconditional control
Nathanael Premillieu
2013-02-19
scons: Fix up numerous warnings about name shadowing
Andreas Hansson
2013-02-15
ARM: Fix an issue with clang generating wrong code.
Ali Saidi
2012-12-12
arm: set movret_uop as conditional or unconditional control
Nathanael Premillieu
2012-09-25
ARM: Predict target of more instructions that modify PC.
Ali Saidi
2012-04-23
ISA: Put parser generated files in a "generated" directory.
Gabe Black
2012-03-21
ARM: Clean up condCodes in IT blocks.
Ali Saidi
2012-03-01
ARM: fix bits-to-fp conversion function declarations.
Giacomo Gabrielli
2012-01-31
Merge with head, hopefully the last time for this batch.
Gabe Black
2012-01-31
clang: Enable compiling gem5 using clang 2.9 and 3.0
Koan-Sin Tan
2011-11-02
SE/FS: Get rid of FULL_SYSTEM in the ARM ISA.
Gabe Black
2011-09-09
StaticInst: Merge StaticInst and StaticInstBase.
Gabe Black
2011-04-15
includes: sort all includes
Nathan Binkert
2011-04-04
ARM: Remove debugging warn that was accidently left in.
Ali Saidi
2011-03-17
ARM: Fix subtle bug in LDM.
Ali Saidi
2011-03-17
ARM: Identify branches as conditional or unconditional and direct or indirect.
Ali Saidi
2011-03-17
ARM: Fix RFE macrop.
Matt Horsnell
2011-01-18
ARM: The ARM decoder should not panic when decoding undefined holes is arch.
Matt Horsnell
2011-01-18
ARM: fix mismatched new/delete.
Ali Saidi
2010-11-15
ARM: Use the correct delete operator for RFE
Ali Saidi
2010-11-08
ARM: Make all ARM uops delayed commit.
Ali Saidi
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2010-10-01
ARM: Clean up use of TBit and JBit.
Ali Saidi
2010-08-25
ARM: Use fewer micro-ops for register update loads if possible.
Gene WU
2010-08-25
ARM: Implement CPACR register and return Undefined Instruction when FP access...
Gabe Black
2010-08-25
ARM: Implement all ARM SIMD instructions.
Gabe Black
2010-08-23
ARM: Improve printing of uop disassembly.
Min Kyu Jeong
2010-06-02
ARM: Add a comment to vfp.cc that explains the asm statements.
Gabe Black
2010-06-02
ARM: Add comments to the classes in macromem.hh.
Gabe Black
2010-06-02
ARM: Move code from vfp.hh to vfp.cc.
Gabe Black
2010-06-02
ARM: Make some of the trace code more compact
Ali Saidi
[next]