index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
isa
/
insts
/
data.isa
Age
Commit message (
Expand
)
Author
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers
2012-09-25
ARM: Predict target of more instructions that modify PC.
Ali Saidi
2012-06-29
ARM: Fix identification of one RAS pop instruction.
Ali Saidi
2011-09-26
ISA parser: Use '_' instead of '.' to delimit type modifiers on operands.
Gabe Black
2011-05-13
ARM: Generate condition code setting code based on which codes are set.
Ali Saidi
2011-05-13
ARM: Construct the predicate test register for more instruction programatically.
Ali Saidi
2011-05-13
ARM: Further break up condition code into NZ, C, V bits.
Ali Saidi
2011-05-13
ARM: Remove the saturating (Q) condition code from the renamed register.
Ali Saidi
2011-05-13
ARM: Break up condition codes into normal flags, saturation, and simd.
Ali Saidi
2011-05-04
ARM: Implement WFE/WFI/SEV semantics.
Prakash Ramrakhyani
2011-04-04
ARM: Cleanup implementation of ITSTATE and put important code in PCState.
Ali Saidi
2011-04-04
ARM: Tag appropriate instructions as IsReturn
Ali Saidi
2011-01-18
O3: Fix itstate prediction and recovery.
Matt Horsnell
2010-12-09
ARM: Take advantage of new PCState syntax.
Gabe Black
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2010-08-25
ARM: Make VMSR, RFE PC/LR etc non speculative, and serializing
Ali Saidi
2010-06-02
ARM: Decode to specialized conditional/unconditional versions of instructions.
Gabe Black
2010-06-02
ARM: Implement ARM CPU interrupts
Ali Saidi
2010-06-02
ARM: Implement the pkh instruction.
Gabe Black
2010-06-02
ARM: Implement the 8/16 bit signed/unsigned add/subtract half instructions.
Gabe Black
2010-06-02
ARM: Implement signed add/subtract and subtract/add.
Gabe Black
2010-06-02
ARM: Implement the unsigned 8 bit and 16 bit vector adds and subtracts.
Gabe Black
2010-06-02
ARM: Implement the unsigned saturating instructions.
Gabe Black
2010-06-02
ARM: Implement the ssub instructions.
Gabe Black
2010-06-02
ARM: Implement the SADD8 and SADD16 instructions.
Gabe Black
2010-06-02
ARM: Support instructions that set the GE bits when they write the condition ...
Gabe Black
2010-06-02
ARM: Implement signed saturating add and/or subtract instructions.
Gabe Black
2010-06-02
ARM: Add support for "SUBS PC, LR and related instructions".
Gabe Black
2010-06-02
ARM: Implement ADR as separate from ADD.
Gabe Black
2010-06-02
ARM: Add support for interworking branch ALU instructions.
Gabe Black
2010-06-02
ARM: Restrict the shift amount from a register to 8 bits.
Gabe Black
2010-06-02
ARM: Define a new "movt" data processing instruction.
Gabe Black
2010-06-02
ARM: Remove the special naming from the new version of data processing instru...
Gabe Black
2010-06-02
ARM: Implement data processing instructions external to the decoder.
Gabe Black