index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
isa
/
insts
/
misc64.isa
Age
Commit message (
Expand
)
Author
2018-10-26
arch-arm: Fix HVC trapping beahviour
Giacomo Travaglini
2018-02-20
arch-arm: Make hlt64 a mem barrier with semihosting
Giacomo Travaglini
2018-02-20
arch-arm: HLT using immediate when checking for semihosting
Giacomo Travaglini
2018-02-20
arch-arm: Fix Hlt64,Svc64,Hvc64,Smc64,Brk64 disassembly
Giacomo Travaglini
2018-02-19
arch-arm: Add aarch64 semihosting support
Andreas Sandberg
2018-02-05
arch-arm: Removing Serializing flag from ISB
Giacomo Travaglini
2017-11-22
arch-arm: Add support for the brk instruction
Andreas Sandberg
2017-11-22
arch-arm: HVC instruction undefined in secure EL1
Giacomo Travaglini
2017-11-15
arch-arm: Dsb instruction shouldn't flush the pipeline
Giacomo Travaglini
2017-11-15
arch-arm: Removing FlushPipe fault, using SquashAfter
Giacomo Travaglini
2016-08-02
arm: Add AArch64 hypervisor call instruction 'hvc'
Dylan Johnson
2014-11-14
arm: Fixes based on UBSan and static analysis
Andreas Hansson
2014-10-16
arch: Use shared_ptr for all Faults
Andreas Hansson
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers