summaryrefslogtreecommitdiff
path: root/src/arch/arm/isa/operands.isa
AgeCommit message (Expand)Author
2010-10-31ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.Gabe Black
2010-08-25ARM: Seperate out the renamable bits in the FPSCR.Gabe Black
2010-08-25ARM: Implement CPACR register and return Undefined Instruction when FP access...Gabe Black
2010-08-25ARM: Implement all ARM SIMD instructions.Gabe Black
2010-06-02ARM: Decode to specialized conditional/unconditional versions of instructions.Gabe Black
2010-06-02ARM: Implement the bkpt instruction.Gabe Black
2010-06-02ARM: Implement support for the IT instruction and the ITSTATE bits of CPSR.Gabe Black
2010-06-02ARM: Make integer division by zero return a fault.Gabe Black
2010-06-02ARM: Add some support for wfi/wfe/yield/etcAli Saidi
2010-06-02ARM: Add fp operands to operands.isa.Gabe Black
2010-06-02ARM: Allow flattening into any mode.Gabe Black
2010-06-02ARM: Implement the strex instructions.Gabe Black
2010-06-02ARM: Squash the low order bits of the PC when performing a regular branch.Gabe Black
2010-06-02ARM: When changing the CPSR and branching, make sure the branch is second.Gabe Black
2010-06-02ARM: Explicitly keep track of the second destination for double loads/stores.Gabe Black
2010-06-02ARM: Add a version of the Dest and Op1 operands for accessing the MiscRegs.Gabe Black
2010-06-02ARM: Add a base class to support usada8.Gabe Black
2010-06-02ARM: Make LDM that loads the PC perform an interworking branch.Gabe Black
2010-06-02ARM: Align the PC when using it as the base for a load.Gabe Black
2010-06-02ARM: Add support for interworking branch ALU instructions.Gabe Black
2010-06-02ARM: Add an fp version of one of the microop indexed registers.Gabe Black
2010-06-02ARM: Eliminate the unused rhi and rlo operands.Gabe Black
2010-06-02ARM: Implement all integer multiply instructions.Gabe Black
2010-06-02ARM: Implement branch instructions external to the decoder.Gabe Black
2010-06-02ARM: Replace the interworking branch base class with a special operand.Gabe Black
2010-06-02ARM: Fix PC operand handling.Gabe Black
2010-06-02ARM: Add new base classes for data processing instructions.Gabe Black
2010-06-02ARM: Define the load instructions from outside the decoder.Gabe Black
2010-06-02ARM: Add an operand for accessing the current PC.Gabe Black
2010-06-02ARM: Track the current ISA mode using the PC.Gabe Black
2010-06-02ARM: Remove IsControl from operands that don't imply control transfers.Gabe Black
2009-11-14ARM: More accurately describe the effects of using the control operands.Gabe Black
2009-11-14ARM: Hook up the moded versions of the SPSR.Gabe Black
2009-11-10ARM: Fix some bugs in the ISA desc and fill out some instructions.Gabe Black
2009-11-08ARM: Split the condition codes out of the CPSR.Gabe Black
2009-11-08ARM: Add back in spots for Rhi and Rlo, and use a named constant for LR.Gabe Black
2009-11-08ARM: Get rid of the Raddr operand.Gabe Black
2009-07-27ARM: Add in spots for the VFP control registers.Gabe Black
2009-07-27ARM: Handle register indexed system calls.Ali Saidi
2009-07-08ARM: Use custom read/write code to alias R15 with the PC.Gabe Black
2009-07-08ARM: Move the integer microops out of the decoder and into the ISA desc.Gabe Black
2009-07-08ARM: Add operands for the load/store double instructions.Gabe Black
2009-06-21ARM: Get rid of a few more unused operands.Gabe Black
2009-06-21ARM: Get rid of unnecessary Re operand.Gabe Black
2009-06-21ARM: Pull some static code out of the isa desc and create miscregs.hh.Gabe Black
2009-04-05arm: add ARM support to M5Stephen Hines