index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
isa_traits.hh
Age
Commit message (
Expand
)
Author
2010-10-01
ARM: Clean up use of TBit and JBit.
Ali Saidi
2010-08-25
ARM: Support unaligned memory access.
Min Kyu Jeong
2010-08-25
ARM: Remove ALPHA KSeg functions.
William Wang
2010-08-23
Loader: Make the load address mask be a parameter of the system rather than a...
Ali Saidi
2010-06-02
ARM: Implement ARM CPU interrupts
Ali Saidi
2010-06-02
ARM: Move PC mode bits around so they can be used for exectrace
Ali Saidi
2010-06-02
ARM: Add base classes for multiply instructions.
Gabe Black
2010-02-12
O3PCU: Split loads and stores that cross cache line boundaries.
Timothy M. Jones
2009-11-10
ARM: Implement fault classes.
Gabe Black
2009-07-08
Registers: Add a registers.hh file as an ISA switched header.
Gabe Black
2009-07-08
ARM, Simple CPU: Fix an index and add assert checks.
Gabe Black
2009-05-17
types: Move stuff for global types into src/base/types.hh
Nathan Binkert
2009-04-06
Merge ARM into the head. ARM will compile but may not actually work.
Gabe Black
2009-04-05
arm: add ARM support to M5
Stephen Hines