| Age | Commit message (Collapse) | Author |
|---|
|
until commit.
ARM instructions updating cumulative flags (ARM FP exceptions and saturation
flags) are not serialized.
Added aliases for ARM FP exceptions and saturation flags in FPSCR. Removed
write accesses to the FP condition codes for most ARM VFP instructions: only
VCMP and VCMPE instructions update the FP condition codes. Removed a potential
cause of seg. faults in the O3 model for NEON memory macro-ops (ARM).
|
|
|
|
|
|
access is disabled.
|
|
|
|
V2PCWUR, V2PCWUW,...)
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
These registers provide information about the caches. Since we can't provide
that information, these will be harmlessly inert.
|
|
|
|
|
|
|
|
|
|
|
|
This register will always report 0 caches as implemented. It's not clear how
to find out how many there really are when dealing with an arbitrary
hierarchy.
|
|
These are CP15DSB (Data Synchronization Barrier), and CP15DMB (Data Memory
Barrier).
|
|
This register controls access to the coprocessors. This doesn't actually
implement it, it allows writes which don't turn anything off. In other words,
it allows the simulated program to ask for what it already has.
|
|
|
|
|
|
|
|
|
|
This register is supposed to "Clean and invalidate data or unified cache line
by set/way." Since there isn't a good way to do that, we'll just ignore these
and warn about it.
|
|
|
|
|
|
|
|
|
|
Implement some fault classes using the curriously recurring template pattern,
similar to SPARCs.
|
|
|
|
|
|
|
