summaryrefslogtreecommitdiff
path: root/src/arch/arm/predecoder.hh
AgeCommit message (Expand)Author
2011-04-15includes: sort all includesNathan Binkert
2011-04-04ARM: Cleanup implementation of ITSTATE and put important code in PCState.Ali Saidi
2011-03-17ARM: Identify branches as conditional or unconditional and direct or indirect.Ali Saidi
2011-03-17O3: Send instruction back to fetch on squash to seed predecoder correctly.Ali Saidi
2011-01-18O3: Fix itstate prediction and recovery.Matt Horsnell
2011-01-18O3: Fix some variable length instruction issues with the O3 CPU and ARM ISA.Matt Horsnell
2010-10-31ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.Gabe Black
2010-06-02ARM: Move some predecoder stuff into a .cc file.Gabe Black
2010-06-02ARM: Implement support for the IT instruction and the ITSTATE bits of CPSR.Gabe Black
2010-06-02ARM: Add support for VFP vector mode.Gabe Black
2010-06-02ARM: Make the predecoder print out the ExtMachInst it gathered when traced.Gabe Black
2010-06-02ARM: Force the condition code for 16 bit thumb instructions to be unconditional.Gabe Black
2010-06-02ARM: Make the predecoder handle Thumb instructions.Gabe Black
2010-06-02ARM: Add a bit to the ExtMachInst to select thumb mode.Gabe Black
2009-07-01ARM: Add in some new artificial fields that make decoding a little easier.Gabe Black
2009-05-17types: Move stuff for global types into src/base/types.hhNathan Binkert
2009-04-05arm: add ARM support to M5Stephen Hines