index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
registers.hh
Age
Commit message (
Expand
)
Author
2019-12-10
arch-arm: Disambuiguate NumFloatV7ArchRegs usage
Giacomo Travaglini
2019-12-10
arch-arm: Fix NumVecV7ArchRegs value (64->16)
Giacomo Travaglini
2019-12-10
arch-arm: Reorder arch/arm/registers.hh constants
Giacomo Travaglini
2019-12-10
arch-arm: Replace NumFloatV8ArchRegs with NumVecV8ArchRegs
Giacomo Travaglini
2019-11-26
arch,cpu: Get rid of ISA_HAS_CC_REGS and its associated ifdefs.
Gabe Black
2019-11-07
arm: Set the number of FloatRegs to zero.
Gabe Black
2019-09-06
arch-arm: fix GDB stub after SVE
Ciro Santilli
2019-07-27
arch-arm: Add support for SVE load/store structures
Javier Setoain
2019-07-18
arch-arm: Add first-/non-faulting load instructions
Gabor Dozsa
2019-05-30
arch-arm: Add initial support for SVE gather/scatter loads/stores
Giacomo Gabrielli
2019-03-14
arch-arm,cpu: Add initial support for Arm SVE
Giacomo Gabrielli
2019-02-01
cpu, arch: Replace the CCReg type with RegVal.
Gabe Black
2019-01-30
arch,cpu: Add vector predicate registers
Giacomo Gabrielli
2019-01-22
arm: Get rid of some register type definitions.
Gabe Black
2019-01-16
arch: Make the ISA register types aliases for the global types.
Gabe Black
2019-01-16
arm: Make the fp register types 64 bits.
Gabe Black
2018-10-17
arch: Get rid of the unused type AnyReg.
Gabe Black
2017-07-05
cpu: Added interface for vector reg file
Rekai Gonzalez-Alberquilla
2017-07-05
arch, cpu: Architectural Register structural indexing
Nathanael Premillieu
2015-07-28
revert 5af8f40d8f2c
Nilay Vaish
2015-07-26
cpu: implements vector registers
Nilay Vaish
2014-04-29
arm: use condition code registers for ARM ISA
Curtis Dunham
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers
2013-10-15
cpu: add a condition-code register class
Yasuko Eckert
2013-10-15
cpu: rename *_DepTag constants to *_Reg_Base
Steve Reinhardt
2012-06-05
O3: Clean up the O3 structures and try to pack them a bit better.
Ali Saidi
2012-04-23
ISA: Put parser generated files in a "generated" directory.
Gabe Black
2011-04-15
includes: sort all includes
Nathan Binkert
2011-01-18
ARM: Add support for moving predicated false dest operands from sources.
Ali Saidi
2010-08-25
ARM: Limited implementation of dprintk.
Ali Saidi
2010-08-25
ARM: Fixed register flattening logic (FP_Base_DepTag was set too low)
Min Kyu Jeong
2010-08-25
ARM: Eliminate some unused enums.
Gabe Black
2010-08-23
ARM: Add some registers for big loads/stores to support neon.
Ali Saidi
2010-07-13
ARM: Adjust the FP_Base_DepTag to be larger than the largest int reg index.
Gabe Black
2010-06-02
ARM: Allow flattening into any mode.
Gabe Black
2010-06-02
ARM: Fix the constant describing the number of floating point registers.
Gabe Black
2009-11-08
ARM: Get rid of NumInternalProcRegs.
Gabe Black
2009-11-08
ARM: Set up an intregs.hh for ARM.
Gabe Black
2009-11-07
ARM: Get rid of some unneeded register indexes.
Gabe Black
2009-07-08
Registers: Add a registers.hh file as an ISA switched header.
Gabe Black
