summaryrefslogtreecommitdiff
path: root/src/arch/arm/table_walker.cc
AgeCommit message (Expand)Author
2019-09-18arch-arm: Fix Data Abort ISS when caused by Atomic operationGiacomo Travaglini
2019-07-19arch-arm: Implement ARMv8.1-HPD, Hierarchical permission disableGiacomo Travaglini
2019-07-19arch-arm: Clean Fault generation when processing Long DescriptorGiacomo Travaglini
2019-07-17arch-arm: Use ExceptionLevel type in TlbEntryGiacomo Travaglini
2019-06-07arch-arm: Fix WalkerState,Descriptors default constructorGiacomo Travaglini
2019-04-28mem: Minimize the use of MemObject.Gabe Black
2019-03-21dev-arm: ambiguous use of getPort()Andrea Mondelli
2019-03-19arch, cpu, dev, gpu, mem, sim, python: start using getPort.Gabe Black
2018-09-13arch-arm: Correction for address size in EL1&0 translationAnouk Van Laer
2018-09-13arch-arm: Correction to address size in EL2/EL3Anouk Van Laer
2018-06-11misc: Using smart pointers for memory RequestsGiacomo Travaglini
2018-06-06arch-arm: Remove dead doingStage2 variable in PT walkerAndreas Sandberg
2018-06-06arch-arm: Respect EL from translation typeAndreas Sandberg
2018-05-29arch-arm: Implement ARMv8.1 TTBR1_EL2 registerGiacomo Travaglini
2018-02-16arch-arm: Fix big endian support in do{Long,L1,L2}DescriptorChuan Zhu
2018-02-07arch-arm: Change function name for banked miscregsGiacomo Travaglini
2017-12-22arch,cpu: "virtualize" the TLB interface.Gabe Black
2017-12-14misc: Updates for gcc7.2 for x86Jason Lowe-Power
2017-06-20arm: Replace EventWrapper use with EventFunctionWrapperSean Wilson
2017-04-03arm: Treat Write-Through Normal memory as Non-CacheableNikos Nikoleris
2016-08-02arm: refactor page table walkingCurtis Dunham
2016-08-02arm: Fix stage 2 memory attribute checking in AArch64Dylan Johnson
2016-08-02arm: Fix stage 2 determination in table walkerDylan Johnson
2016-08-02arm: Refactor aarch64 table walk logic to remove redundancyDylan Johnson
2016-08-02arm: add stage2 translation supportDylan Johnson
2016-08-02arm: enable EL2 supportCurtis Dunham
2016-06-06sim: Call regStats of base-class as wellStephan Diestelhorst
2016-06-02arm: refactor page table format determinationCurtis Dunham
2016-03-21arm: Refactor the TLB test interfaceAndreas Sandberg
2015-10-29arm: Add secure flag to TableWalker request when neededNathanael Premillieu
2015-07-07sim: Refactor and simplify the drain APIAndreas Sandberg
2015-07-07sim: Make the drain state a global typed enumAndreas Sandberg
2015-06-21arm: Cleanup arch headers to remove dma_device.hh dependencyAndreas Sandberg
2015-05-15arm: Identify table-walker requestsAndreas Hansson
2015-03-02arm: Share a port for the two table walker objectsAndreas Hansson
2014-12-23arm: Add stats to table walkerCurtis Dunham
2014-12-02arm: Fix TLB ignoring faults when table walkingAndrew Bardsley
2014-11-14arm: Fixes based on UBSan and static analysisAndreas Hansson
2014-10-29arm, mem: Fix drain bug and provide drain prints for more components.Ali Saidi
2014-10-16arch: Use shared_ptr for all FaultsAndreas Hansson
2014-10-01arm: Use MiscRegIndex rather than int when flatteningAndreas Hansson
2014-09-12style: Fix line continuation, especially in debug messagesAndrew Bardsley
2014-05-27arm: support 16kb vm granulesCurtis Dunham
2014-03-07arm: Handle functional TLB walks properlyGeoffrey Blake
2014-01-24arm: Add support for ARMv8 (AArch64 & AArch32)ARM gem5 Developers
2014-01-24mem: per-thread cache occupancy and per-block agesDam Sunwoo
2013-02-15arm: fix a page table walker issue where a page could be translated multiple ...Mrinmoy Ghosh
2013-02-15sim: Add a system-global option to bypass cachesAndreas Sandberg
2013-01-07arm: Fix draining of the pagetable walker when squashingAndreas Sandberg
2012-11-02sim: Move the draining interface into a separate base classAndreas Sandberg