index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
tlb.hh
Age
Commit message (
Collapse
)
Author
2010-08-25
ARM: Implement all ARM SIMD instructions.
Gabe Black
2010-08-23
MEM: Make CLREX a first class request operation and clear locks in caches ↵
Gene Wu
when it in received
2010-08-23
ARM: Implement CLREX
Gene Wu
2010-06-15
stats: only consider a formula initialized if there is a formula
Nathan Binkert
2010-06-02
ARM: Added support for Access Flag and some CP15 regs (V2PCWPR, V2PCWPW, ↵
Dam Sunwoo
V2PCWUR, V2PCWUW,...)
2010-06-02
ARM: Some TLB bug fixes.
Ali Saidi
2010-06-02
ARM: Implement the ARM TLB/Tablewalker. Needs performance improvements.
Ali Saidi
2010-06-02
ARM: Start over with translation from Alpha code as opposed to something ↵
Ali Saidi
that has cruft from 4 different ISAs.
2010-06-02
ARM: Implement the V7 version of alignment checking.
Gabe Black
2009-04-21
arm: Unify the ARM tlb. We forgot about this when we did the rest.
Nathan Binkert
This code compiles, but there are no tests still
2009-04-06
Merge ARM into the head. ARM will compile but may not actually work.
Gabe Black
2009-04-05
arm: add ARM support to M5
Stephen Hines