index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
arm
/
utility.cc
Age
Commit message (
Expand
)
Author
2018-03-12
arch-arm: Implement missing aarch32 TLBI registers
Giacomo Travaglini
2018-02-07
arch-arm: ELUsingAArch32K from armarm pseudocode
Giacomo Travaglini
2018-02-07
arch-arm: isSecureBelow from armarm pseudocode
Giacomo Travaglini
2018-02-07
arch-arm: Fix incorrect assumptions in ELIs64
Chuan Zhu
2017-12-22
arch,cpu: "virtualize" the TLB interface.
Gabe Black
2017-07-05
cpu: Added interface for vector reg file
Rekai Gonzalez-Alberquilla
2016-11-09
style: [patch 1/22] use /r/3648/ to reorganize includes
Brandon Potter
2016-08-02
arm: Fix trapping to Hypervisor during MSR/MRS read/write
Dylan Johnson
2016-08-02
arm: enable EL2 support
Curtis Dunham
2016-06-02
arm: Correctly check FP/SIMD access permission in aarch32
Andreas Sandberg
2016-01-11
scons: Enable -Wextra by default
Andreas Hansson
2015-09-30
arm: SMT MPIDR Setting
Mitch Hayenga
2015-07-28
revert 5af8f40d8f2c
Nilay Vaish
2015-07-26
cpu: implements vector registers
Nilay Vaish
2015-05-26
arm: Make address translation faster with better caching
Nathanael Premillieu
2014-10-16
arch: Use shared_ptr for all Faults
Andreas Hansson
2014-04-29
arm: use condition code registers for ARM ISA
Curtis Dunham
2014-09-03
arch: Cleanup unused ISA traits constants
Andreas Hansson
2014-05-09
cpu, arm: Allow the specification of a socket field
Akash Bagdia
2014-03-07
arm: Fix uninitialised warning with gcc 4.8
Stephan Diestelhorst
2014-01-24
arm: Add support for ARMv8 (AArch64 & AArch32)
ARM gem5 Developers
2013-10-15
cpu: add a condition-code register class
Yasuko Eckert
2013-01-07
arm: Remove the register mapping hack used when copying TCs
Andreas Sandberg
2012-06-05
cpu: Don't init simple and inorder CPUs if they are defered.
Anthony Gutierrez
2012-03-09
CheckerCPU: Make CheckerCPU runtime selectable instead of compile selectable
Geoffrey Blake
2012-03-09
ARM: Don't reset CPUs that are going to be switched in.
Ali Saidi
2012-02-24
MEM: Make port proxies use references rather than pointers
Andreas Hansson
2012-01-31
Merge with head, hopefully the last time for this batch.
Gabe Black
2012-01-31
CheckerCPU: Re-factor CheckerCPU to be compatible with current gem5
Geoffrey Blake
2012-01-29
Implement Ali's review feedback.
Gabe Black
2012-01-28
Merge with the main repo.
Gabe Black
2012-01-17
MEM: Add port proxies instead of non-structural ports
Andreas Hansson
2011-11-02
SE/FS: Get rid of FULL_SYSTEM in the ARM ISA.
Gabe Black
2011-05-04
ARM: Add support for loading the a bootloader and configuring parameters for it
Ali Saidi
2011-04-04
ARM: Fix checkpoint restoration into O3 CPU and the way O3 switchCpu works.
Ali Saidi
2011-03-24
Arm: Get rid of unused and incomplete setCp15Register and readCp15Register.
Gabe Black
2010-11-15
ARM: Add support for GDB on ARM
William Wang
2010-11-15
ARM: Cache the misc regs at the TLB to limit readMiscReg() calls.
Ali Saidi
2010-11-15
ARM: Add support for switching CPUs
Ali Saidi
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2010-10-15
GetArgument: Rework getArgument so that X86_FS compiles again.
Gabe Black
2010-10-01
Debug: Implement getArgument() and function skipping for ARM.
Ali Saidi
2010-08-25
ARM: Limited implementation of dprintk.
Ali Saidi
2010-06-02
ARM: Replace the "never" condition with the "unconditional" condition.
Gabe Black
2009-11-17
ARM: Begin implementing CP15
Ali Saidi
2009-11-17
ARM: Boilerplate full-system code.
Ali Saidi
2009-11-10
ARM: Implement fault classes.
Gabe Black
2009-06-21
ARM: Clear out some inherited hangers on in util.isa and utility.hh.
Gabe Black
2009-04-05
arm: add ARM support to M5
Stephen Hines