summaryrefslogtreecommitdiff
path: root/src/arch/arm
AgeCommit message (Expand)Author
2018-12-03arch-arm: correctly set floats from GDB on aarch64Ciro Santilli
2018-12-03arch-arm: only change the pc address when GDB registers are setCiro Santilli
2018-12-03arch-arm: fix the aarch64 GDB stubCiro Santilli
2018-11-28arch-arm: Add missing template declarationNikos Nikoleris
2018-11-28cpu,arch-arm: Initialise data membersRekai Gonzalez-Alberquilla
2018-11-28arch-arm: clang compilation fixesMatteo Andreozzi
2018-11-27arch, base, cpu, gpu, mem: Replace assert(0 or false with panic.Gabe Black
2018-11-14arch-arm: Print register name when warning on AT instructionsGiacomo Travaglini
2018-11-07arch-arm: Deprecate usage of legacy bootloader patchingGiacomo Travaglini
2018-11-07arch-arm: ArmSystem::resetAddr64 renamed to be used in AArch32Giacomo Travaglini
2018-11-07arch-arm: Implement AArch32 RVBARGiacomo Travaglini
2018-11-07arch-arm: Remove SCTLR.VE bitGiacomo Travaglini
2018-11-07arch-arm: Refactor ISA::clear by adding a ISA::clear32 methodGiacomo Travaglini
2018-11-07arch-arm: Remove MISCREG commented numbersGiacomo Travaglini
2018-11-05arch, arm: Return s1Req upon fault in s2LookupAnouk Van Laer
2018-11-05arch, arm: Effect of AT instructions on descriptor handlingAnouk Van Laer
2018-10-29syscall_emul: implement arm openatCiro Santilli
2018-10-29arch-arm: FIXUP for the add PRFM PST instruction commitYuetsu Kodama
2018-10-26arch-arm: We add PRFM PST instruction for armyuetsu.kodama
2018-10-26arch-arm: IMPDEF for SYS instruction with CRn = {11, 15}Giacomo Travaglini
2018-10-26arch-arm: AArch64 Instruction for MISCREG_IMPDEF_UNIMPLGiacomo Travaglini
2018-10-26arch-arm: Refactor AArch64 MSR/MRS trappingGiacomo Travaglini
2018-10-26arch-arm: Trap to EL2 only if not in Secure StateGiacomo Travaglini
2018-10-26arch-arm: Fix HVC trapping beahviourGiacomo Travaglini
2018-10-26arch-arm: CPTR_EL3.TCPAC traps EL2 accesses to CPACR_EL1Giacomo Travaglini
2018-10-19arm: treat aarch64 hints as NOPs instead of panicCiro Santilli
2018-10-19arm: update hint instruction decoding to match ARMv8.5Ciro Santilli
2018-10-17arch: Get rid of the unused type AnyReg.Gabe Black
2018-10-12syscall_emul: update arm uname release to 3.7.0+Ciro Santilli
2018-10-09arch-arm: Add have_crypto System parameterGiacomo Travaglini
2018-10-09arch-arm: AArch64 Crypto AESGiacomo Travaglini
2018-10-09arch-arm: AArch64 Crypto SHAGiacomo Travaglini
2018-10-09arch-arm: AArch32 Crypto AESMatt Horsnell
2018-10-09arch-arm: AArch32 Crypto SHAMatt Horsnell
2018-10-08dev, arm: remove the RealViewEB platformCiro Santilli
2018-10-08arch-arm: Mark ArmProcess method as overrideMatteo Andreozzi
2018-10-02sim-se: Set ArmProcess64 hwcaps depending on ID regsGiacomo Travaglini
2018-10-02sim-se: Different HWCAP for ArmProcess32/64Giacomo Travaglini
2018-10-02arch-arm: Add FP16 support introduced by Armv8.2-AEdmund Grimley Evans
2018-10-02arch-arm: Add FP16 support and other primitives to fplibEdmund Grimley Evans
2018-10-01arch-arm: Implement AArch64 ID regs as bitunionsGiacomo Travaglini
2018-10-01arch-arm: Implement AArch64 ID_AA64MMFR2_EL1 registerGiacomo Travaglini
2018-10-01arch-arm: Move MiscReg BitUnions into a separate header fileGiacomo Travaglini
2018-10-01arch-arm: Init AArch64 ID registers in SE modeGiacomo Travaglini
2018-09-28arch-arm: raise/clear IRQ when writing to PMOVSCLR/SETGiacomo Travaglini
2018-09-19syscall_emul: expand AuxVector classBrandon Potter
2018-09-13Fix SConstruct for asan buildEarl Ou
2018-09-13arch-arm: Correction for address size in EL1&0 translationAnouk Van Laer
2018-09-13arch-arm: Correction to address size in EL2/EL3Anouk Van Laer
2018-09-12dev-arm: rename Pl390 to GicV2Ciro Santilli
generated by cgit v1.2.3 (git 2.25.1) at 2025-03-30 16:12:13 +0000