index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
mips
/
isa.cc
Age
Commit message (
Expand
)
Author
2013-01-07
arch: Make the ISA class inherit from SimObject
Andreas Sandberg
2012-08-28
Clock: Add a Cycles wrapper class and use where applicable
Andreas Hansson
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-04-15
includes: sort all includes
Nathan Binkert
2011-03-26
mips: cleanup ISA-specific code
Korey Sewell
2011-01-07
Replace curTick global variable with accessor functions.
Steve Reinhardt
2009-12-31
MIPS: Extract CPU pointer from the thread context in scheduleCP0 setMiscReg.
Gabe Black
2009-07-21
MIPS: Format the register index constants like the other ISAs.
Gabe Black
2009-07-21
MIPS: Many style fixes.
Gabe Black
2009-07-20
MIPS: Use BitUnions instead of bits() functions and constants.
Gabe Black
2009-07-09
MIPS: Fold the MiscRegFile all the way into the ISA object.
Gabe Black
2009-07-08
Registers: Collapse ARM and MIPS regfile directories.
Gabe Black
2009-07-08
Registers: Add an ISA object which replaces the MiscRegFile.
Gabe Black