index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
mips
/
isa
/
decoder.isa
Age
Commit message (
Expand
)
Author
2009-07-22
MIPS: Small fix I forgot to qrefresh into my last change.
Gabe Black
2009-07-22
MIPS: Style/formatting sweep of the decoder itself.
Gabe Black
2009-07-21
MIPS: Format the register index constants like the other ISAs.
Gabe Black
2009-07-21
MIPS: Get MIPS_FS to compile, more style fixes.
Gabe Black
2009-07-20
MIPS: Use BitUnions instead of bits() functions and constants.
Gabe Black
2009-04-19
Memory: Rename LOCKED for load locked store conditional to LLSC.
Gabe Black
2009-04-18
mips-syscall: mark with correct flag. \nMIPS was using wrong serialization fl...
Korey Sewell
2009-04-18
o3-delay-slot-bpred: fix decode stage handling of uncdtl. branches.\n decode ...
Korey Sewell
2008-10-06
fix shadow set bugs in MIPS code that caused out of bounds access...
Korey Sewell
2008-09-27
gcc: Add extra parens to quell warnings.
Nathan Binkert
2007-11-15
fix MIPS headers
Korey Sewell
2007-11-15
Get MIPS simple regression working. Take out unecessary functions "setShadowS...
Korey Sewell
2007-11-13
Add in files from merge-bare-iron, get them compiling in FS and SE mode
Korey Sewell
2007-07-31
Add a flag to indicate an instruction triggers a syscall in SE mode.
Gabe Black
2007-06-29
fix store instructions, pass fast/quick Atomic/TimingSimpleCPU regressions...
Korey Sewell
2007-06-22
mips import pt. 1
Korey Sewell
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2007-02-13
Update MIPS ISA description to work with new write result interface
Steve Reinhardt
2007-01-25
Fixed a warning that was breaking compilation.
Gabe Black
2006-12-17
Minor cleanup of new snippet/subst code.
Steve Reinhardt
2006-07-26
MIPS ISA runs 'hello world' in O3CPU ...
Korey Sewell
2006-07-23
This changeset gets the MIPS ISA pretty much working in the O3CPU. It builds,...
Korey Sewell
2006-06-15
Mips Code Cleanup:
Korey Sewell
2006-06-14
-luxc1 fix
Korey Sewell
2006-06-11
next round of MIPS ISA changes
Korey Sewell
2006-06-09
Authorship stuff
Korey Sewell
2006-06-09
Merging in a month of changes
Korey Sewell
2006-05-22
New directory structure:
Steve Reinhardt