index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
mips
/
isa
/
operands.isa
Age
Commit message (
Expand
)
Author
2019-12-10
arch,cpu,sim: Push syscall number determination up to processes.
Gabe Black
2011-07-05
ISA parser: Define operand types with a ctype directly.
Gabe Black
2010-12-08
MIPS: Take advantage of new PCState syntax.
Gabe Black
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2009-12-31
MIPS: Create an artificial control register to hold the thread pointer.
Gabe Black
2009-07-21
MIPS: Format the register index constants like the other ISAs.
Gabe Black
2009-07-20
MIPS: Use BitUnions instead of bits() functions and constants.
Gabe Black
2009-07-10
ISAs: Get rid of the IControl operand type.
Gabe Black
2007-11-15
fix MIPS headers
Korey Sewell
2007-11-13
Add in files from merge-bare-iron, get them compiling in FS and SE mode
Korey Sewell
2007-06-22
mips import pt. 1
Korey Sewell
2006-06-15
Mips Code Cleanup:
Korey Sewell
2006-06-09
Authorship stuff
Korey Sewell
2006-06-09
Merging in a month of changes
Korey Sewell
2006-05-22
New directory structure:
Steve Reinhardt