summaryrefslogtreecommitdiff
path: root/src/arch/mips
AgeCommit message (Expand)Author
2007-10-16Make the process objects use the Params structs in their constructors, and us...Gabe Black
2007-10-02Merge with head.Gabe Black
2007-10-02Predecoder: Clear out predecoder state on an ITLB fault.Gabe Black
2007-09-28Rename cycles() function to ticks()Ali Saidi
2007-09-19X86: Put in the foundation for x87 stack based fp registers.Gabe Black
2007-08-30params: Deprecate old-style constructors; update most SimObject constructors.Miles Kaufmann
2007-08-28Address translation: De-templatize the GenericTLB class.Gabe Black
2007-08-27MIPS: Fixes to get mips to compile.Gabe Black
2007-08-26Address translation: Make the page table more flexible.Gabe Black
2007-08-26Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.Gabe Black
2007-08-01merge: mips fix to getArgumentNathan Binkert
2007-08-01mips: make getArgument inline so mips will link properlyNathan Binkert
2007-08-01Merge with head.Gabe Black
2007-08-01Merge with head.Gabe Black
2007-08-01MIPS: Files which are needed for the MIPS fix.Gabe Black
2007-08-01Merge with head.Gabe Black
2007-08-01Merge Gabe and my changes to arch/mips/utility.hhAli Saidi
2007-08-01Arguments: Get rid of duplicate code for the Arguments class in each architec...Ali Saidi
2007-08-01MIPS: Cleaned up includes to break loops, and got rid of isa_traits.ccGabe Black
2007-07-31Add a flag to indicate an instruction triggers a syscall in SE mode.Gabe Black
2007-07-26Merge python and x86 changes with cache branchNathan Binkert
2007-07-26X86: Fix argument register indexing.Gabe Black
2007-07-22Merge more changes in from head.Steve Reinhardt
2007-07-18Make name, isMachineCheckFault, and isAlignmentFault const.Gabe Black
2007-06-30Event descriptions should not end in "event"Steve Reinhardt
2007-06-29fix store instructions, pass fast/quick Atomic/TimingSimpleCPU regressions...Korey Sewell
2007-06-28o3cpu build for mipsKorey Sewell
2007-06-22mips import pt. 1Korey Sewell
2007-06-19Make branches work by repopulating the predecoder every time through. This is...Gabe Black
2007-06-13Seperate the pc-pc and the pc of the incoming bytes, and get rid of the "more...Gabe Black
2007-03-15Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-03-15Make the predecoder an object with it's own switched header file. Start addin...Gabe Black
2007-03-13Replaced makeExtMI with predecode.Gabe Black
2007-03-10Rework the way SCons recurses into subdirectories, making itNathan Binkert
2007-03-09implement ipi stufff for SPARCAli Saidi
2007-03-07Move the magic m5 PageTableFault into sim/faults.[hh,cc] since it's the same ...Gabe Black
2007-03-07*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscRegAli Saidi
2007-03-04Don't use the exact same name as a system header #defineNathan Binkert
2007-02-13Update MIPS ISA description to work with new write result interfaceSteve Reinhardt
2007-02-13fix compiling problemsAli Saidi
2007-02-12rename store conditional stuff as extra data so it can be used for conditiona...Ali Saidi
2007-01-25Fixed a warning that was breaking compilation.Gabe Black
2006-12-21Stub for SE mode gdb support for MIPS.Gabe Black
2006-12-17Minor cleanup of new snippet/subst code.Steve Reinhardt
2006-12-17Convert Alpha (and finish converting MIPS) to newSteve Reinhardt
2006-12-17Started removing "CodeBlock" objects from the mips isa description.Gabe Black
2006-12-16Merge zizzer:/bk/newmemGabe Black
2006-12-15Merge zizzer:/bk/sparcfsLisa Hsu
2006-12-15some small general fixes to make everythign work nicely with other ISAs, now ...Lisa Hsu
2006-12-12Merge zizzer:/bk/newmem/Gabe Black