summaryrefslogtreecommitdiff
path: root/src/arch/null
AgeCommit message (Expand)Author
2019-02-01cpu, arch: Replace the CCReg type with RegVal.Gabe Black
2019-01-31null: Get rid of some register type definitions.Gabe Black
2019-01-31arch: cpu: Rename *FloatRegBits* to *FloatReg*.Gabe Black
2019-01-30arch,cpu: Add vector predicate registersGiacomo Gabrielli
2019-01-24base: arch: Get rid of the now unused FloatRegVal type.Gabe Black
2019-01-16arch: Make the ISA register types aliases for the global types.Gabe Black
2018-11-05null: Claim to use 64 bit floating point registers.Gabe Black
2018-10-18null: Stop specifying an endianness in isa_traits.hh.Gabe Black
2017-10-17scons: Stop generating inc.d in the isa parser.Gabe Black
2017-10-13mem: Signal the local monitor when clearing the global monitorNikos Nikoleris
2017-07-05cpu: Added interface for vector reg fileRekai Gonzalez-Alberquilla
2017-07-05arch, cpu: Architectural Register structural indexingNathanael Premillieu
2015-09-30cpu,isa,mem: Add per-thread wakeup logicMitch Hayenga
2015-07-28revert 5af8f40d8f2cNilay Vaish
2015-07-26cpu: implements vector registersNilay Vaish
2014-09-03arch: Cleanup unused ISA traits constantsAndreas Hansson
2014-05-09arch: teach ISA parser how to split code across filesCurtis Dunham
2014-03-07mem: Wakeup sleeping CPUs without caches on LLSCAli Saidi
2013-10-15cpu: add a condition-code register classYasuko Eckert
2013-09-04arch: Resurrect the NOISA build target and rename it NULLAndreas Hansson