gem5 - gem5

Age	Commit message (Expand)	Author
2015-07-07	sim: Refactor the serialization base class	Andreas Sandberg
2015-02-16	arch: Make readMiscRegNoEffect const throughout	Andreas Hansson
2014-01-24	arch: Make all register index flattening const	Andreas Hansson
2014-01-24	arch, cpu: Add support for flattening misc register indexes.	Ali Saidi
2013-10-15	cpu: add a condition-code register class	Yasuko Eckert
2013-02-19	scons: Add warning for overloaded virtual functions	Andreas Hansson
2013-01-12	x86: Changes to decoder, corrects 9376	Nilay Vaish
2013-01-07	arch: Move the ISA object to a separate section	Andreas Sandberg
2013-01-07	arch: Make the ISA class inherit from SimObject	Andreas Sandberg
2012-02-11	SPARC: Make PSTATE and HPSTATE a BitUnion.	Gabe Black
2011-11-18	SE/FS: Get rid of includes of config/full_system.hh.	Gabe Black
2011-10-09	[mq]: sefssparcregfile.patch	Gabe Black
2011-04-15	includes: sort all includes	Nathan Binkert
2010-11-11	SPARC: Clean up some historical style issues.	Gabe Black
2010-10-10	SPARC: Make SPARC's ISA's clear function initialize everything it should.	Gabe Black
2009-07-10	SPARC: Set up a lookup table for integer register flattening.	Gabe Black
2009-07-09	SPARC: Fold the MiscRegFile all the way into the ISA object.	Gabe Black
2009-07-08	Get rid of the unused get(Data\|Inst)Asid and (inst\|data)Asid functions.	Gabe Black
2009-07-08	Registers: Add an ISA object which replaces the MiscRegFile.	Gabe Black