index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
sparc
/
isa
/
base.isa
Age
Commit message (
Expand
)
Author
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2007-10-31
String constant const-ness changes to placate g++ 4.2.
Steve Reinhardt
2007-04-11
Create a filter and a union to translate the SPARC instruction implementation...
Gabe Black
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2007-01-30
Implemented fbfss and fbpfcc instructions, and cleaned up branch code a little.
Gabe Black
2007-01-27
Merge zizzer:/bk/newmem
Gabe Black
2007-01-27
Fixed up printReg so that control registers are printed by name. This is poss...
Gabe Black
2007-01-26
Make Sparc traceflag even more chatty
Ali Saidi
2006-11-23
Fixes to the isa description.
Gabe Black
2006-11-10
fix endian issues with condition codes
Ali Saidi
2006-11-10
Fixed up the code that prints out registers to take into account microregisters.
Gabe Black
2006-10-16
Made sure the constructor for insts use ExtMachInst rather than MachInst, sin...
Gabe Black
2006-07-20
Fixed a glitch in the disassembly output.
Gabe Black
2006-07-19
Cleaned things up a little.
Gabe Black
2006-05-22
New directory structure:
Steve Reinhardt