index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
sparc
/
isa
/
includes.isa
Age
Commit message (
Expand
)
Author
2017-12-13
arm,sparc,x86,base,cpu,sim: Replace the Twin(32|64)_t types with.
Gabe Black
2017-12-04
misc: Rename misc.(hh|cc) to logging.(hh|cc)
Gabe Black
2017-11-22
sparc: Move integer StaticInst base classes out of the ISA desc.
Gabe Black
2017-11-22
sparc: Move the mem base classes out of the ISA description.
Gabe Black
2017-11-22
sparc: Move the microop/macroop base classes out of the ISA desc.
Gabe Black
2017-11-22
sparc: Pull the unimplemented formats out of the ISA description.
Gabe Black
2017-11-22
sparc: Pull the "Uknown" StaticInst class out of the ISA description.
Gabe Black
2017-11-22
sparc: Pull most of the Nop format out of the ISA description.
Gabe Black
2017-11-22
sparc: Pull more StaticInst base classes out of the ISA desc.
Gabe Black
2017-11-22
sparc: Pull flat static instruction classes out of the ISA.
Gabe Black
2017-11-20
sparc: Pull StaticInst base classes out of the ISA description.
Gabe Black
2012-05-25
ISA: Make the decode function part of the ISA's decoder.
Gabe Black
2011-09-30
SE/FS: Use the new FullSystem constant where possible.
Gabe Black
2011-09-19
PseudoInst: Remove the now unnecessary #if FULL_SYSTEMs around pseudoinsts.
Gabe Black
2011-07-02
ISA: Use readBytes/writeBytes for all instruction level memory operations.
Gabe Black
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-04-15
includes: sort all includes
Nathan Binkert
2009-07-08
Registers: Add a registers.hh file as an ISA switched header.
Gabe Black
2007-09-25
SPARC: Long overdue cleanup of the condition code handlers.
Gabe Black
2007-04-21
create base/fenv.c to standerdize fenv across platforms. It's a c file and no...
Ali Saidi
2007-02-21
add pseduo instruction support for sparc
Ali Saidi
2007-02-12
rename store conditional stuff as extra data so it can be used for conditiona...
Ali Saidi
2007-02-02
fix mostly floating point related
Ali Saidi
2007-01-30
change std::isnan() to a using namespace std and isnan(). We need a better wa...
Ali Saidi
2007-01-27
Merge zizzer:/bk/newmem
Gabe Black
2007-01-26
Merge zeep.pool:/z/saidi/work/m5.newmem
Ali Saidi
2007-01-26
make our code a little more standards compliant
Ali Saidi
2007-01-25
fix smul and sdiv to sign extend, and handle overflow/underflow corretly
Ali Saidi
2006-12-06
Reorganize the includes and add an include for misc.hh.
Gabe Black
2006-11-10
Fix up instructions to read and write control registers, and got rid of the c...
Gabe Black
2006-10-23
Broke Load/Store instructions into microcode, and partially refactored memory...
Gabe Black
2006-10-23
Start making memory ops work with InitiateAcc and CompleteAcc, and some minor...
Gabe Black
2006-09-03
Make the ASI constants available to the decoder.
Gabe Black
2006-07-19
Cleaned things up a little.
Gabe Black
2006-06-11
Fix compiling for SPARC_SE:
Ali Saidi
2006-05-22
New directory structure:
Steve Reinhardt