| Age | Commit message (Expand) | Author |
|---|---|---|
| 2006-11-10 | Fix up instructions to read and write control registers, and got rid of the c... | Gabe Black |
| 2006-10-29 | Add an integer microcode register. | Gabe Black |
| 2006-10-25 | Fixed the priv instruction format. | Gabe Black |
| 2006-10-23 | Broke Load/Store instructions into microcode, and partially refactored memory... | Gabe Black |
| 2006-10-18 | Zeroed out the actual LSB in addition to moving it's original value the MSB. | Gabe Black |
| 2006-10-16 | Changed how floating point register numbers are decoded to fit with the spec. | Gabe Black |
| 2006-10-12 | Some support for handling block loads and stores and ASIs properly. | Gabe Black |
| 2006-07-26 | Now ignore sigaction | Gabe Black |
| 2006-07-22 | Fixed subtract with carry, and started some work with floating point. | Gabe Black |
| 2006-05-26 | Implement PR/HPR/ASR for full system | Ali Saidi |
| 2006-05-22 | New directory structure: | Steve Reinhardt |
 |
index : gem5 | |
| gem5 |
| summaryrefslogtreecommitdiff |