index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
sparc
/
isa
/
operands.isa
Age
Commit message (
Expand
)
Author
2006-12-05
Move the SyscallReturn class into sim/syscallreturn.hh. Also move some miscre...
Gabe Black
2006-11-23
Fixes to the isa description.
Gabe Black
2006-11-10
Added StrandStsReg operand.
Gabe Black
2006-11-10
Fix up instructions to read and write control registers, and got rid of the c...
Gabe Black
2006-10-29
Add an integer microcode register.
Gabe Black
2006-10-25
Fixed the priv instruction format.
Gabe Black
2006-10-23
Broke Load/Store instructions into microcode, and partially refactored memory...
Gabe Black
2006-10-18
Zeroed out the actual LSB in addition to moving it's original value the MSB.
Gabe Black
2006-10-16
Changed how floating point register numbers are decoded to fit with the spec.
Gabe Black
2006-10-12
Some support for handling block loads and stores and ASIs properly.
Gabe Black
2006-07-26
Now ignore sigaction
Gabe Black
2006-07-22
Fixed subtract with carry, and started some work with floating point.
Gabe Black
2006-05-26
Implement PR/HPR/ASR for full system
Ali Saidi
2006-05-22
New directory structure:
Steve Reinhardt