summaryrefslogtreecommitdiff
path: root/src/arch/sparc/isa
AgeCommit message (Expand)Author
2007-01-29Cleaned up disassembly a little.Gabe Black
2007-01-28Merge zizzer:/bk/newmemGabe Black
2007-01-28make unimplemented ops failAli Saidi
2007-01-27Merge zizzer:/bk/newmemGabe Black
2007-01-27Fixed up printReg so that control registers are printed by name. This is poss...Gabe Black
2007-01-26Merge zizzer:/bk/newmemAli Saidi
2007-01-26Make Sparc traceflag even more chattyAli Saidi
2007-01-26Merge zeep.pool:/z/saidi/work/m5.newmemAli Saidi
2007-01-26make our code a little more standards compliantAli Saidi
2007-01-25fix smul and sdiv to sign extend, and handle overflow/underflow corretlyAli Saidi
2007-01-24Merge zizzer:/bk/newmemGabe Black
2007-01-23use pstate.am to mask off PC/NPC where it needs to +beAli Saidi
2007-01-22Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-01-22clean up fault code a little bitAli Saidi
2007-01-20fix flushw implementationAli Saidi
2007-01-20Spill and Fill handlers are actually n*4 + the start addressAli Saidi
2007-01-16Modify ISA and staticInst to support a IsFirstMicroOp flagAli Saidi
2007-01-10bug fixes to get us to 145m instructionsAli Saidi
2007-01-03Merge zizzer:/bk/newmemGabe Black
2006-12-19fix twinx loads a little bitAli Saidi
2006-12-18Fixing the extended twin format to go with the new isa parser interface.Gabe Black
2006-12-18Merge zizzer.eecs.umich.edu:/.automount/zower/eecshome/m5/newmemGabe Black
2006-12-18move the twinx loads to the correct opcode and add asis 0x24 and 0x27Ali Saidi
2006-12-17Minor cleanup of new snippet/subst code.Steve Reinhardt
2006-12-17Merge zizzer:/bk/newmemGabe Black
2006-12-17Added in the extended twin load formatGabe Black
2006-12-17Compilation fix after messy merge.Gabe Black
2006-12-16Support for twin loads.Gabe Black
2006-12-16Merge zizzer:/bk/newmemGabe Black
2006-12-16Made changes to CWP be non speculative.Gabe Black
2006-12-16Changes to the isa_parser and affected files to fix an indexing problem with ...Gabe Black
2006-12-09Allocate the correct number of global registersAli Saidi
2006-12-07get legion/m5 to first tlb miss faultAli Saidi
2006-12-07Make branches handle the lack of a symbol table or the lack of a symbol grace...Gabe Black
2006-12-06Many more fixes for SPARC_FS. Gets us to the point where SOFTINT startsAli Saidi
2006-12-06Reorganize the includes and add an include for misc.hh.Gabe Black
2006-12-06Added some debug output, and made sure not to accidentally ask for the result...Gabe Black
2006-12-06Some basic fix ups, and CWP is no longer set explicitly.Gabe Black
2006-12-05Move the SyscallReturn class into sim/syscallreturn.hh. Also move some miscre...Gabe Black
2006-12-04Merge zizzer:/bk/sparcfsGabe Black
2006-12-04Add in code to pass the ASI to translation.Gabe Black
2006-12-04More changes to get SPARC fs closer. Now at 1.2M cycles before differenceAli Saidi
2006-11-23Fixes to the isa description.Gabe Black
2006-11-14Fix up the disassembly a little.Gabe Black
2006-11-11Fix for CAS so that it knows about all the possible code in the constructor.Gabe Black
2006-11-10fix endian issues with condition codesAli Saidi
2006-11-10Added StrandStsReg operand.Gabe Black
2006-11-10Put in provisions for rd, rdpr, rdhpr, wr, wrpr, and wrhpr to disassemble pro...Gabe Black
2006-11-10Made the annul of unconditional conditional branches behave properly, added c...Gabe Black
2006-11-10Fixed up the code that prints out registers to take into account microregisters.Gabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-13 14:51:10 +0000