index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
sparc
/
tlb.hh
Age
Commit message (
Expand
)
Author
2007-08-26
Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.
Gabe Black
2007-08-13
SPARC: Move tlb state into the tlb.
Gabe Black
2007-02-18
implement vtophys and 32bit gdb support
Ali Saidi
2006-12-27
Bug fixes in the TLB
Ali Saidi
2006-12-16
Merge zizzer:/bk/sparcfs/
Gabe Black
2006-12-16
Compiler error fix.
Gabe Black
2006-12-15
Optimized the TLB translations with some caching
Ali Saidi
2006-12-09
Allocate the correct number of global registers
Ali Saidi
2006-11-29
Add support for mmapped iprs to atomic cpu
Ali Saidi
2006-11-23
first cut at a sparc tlb
Ali Saidi
2006-11-10
fix endian issues with condition codes
Ali Saidi
2006-11-10
Elaborated on the tlb stubs so that they just set the physical address to the...
Gabe Black
2006-11-08
Stubs for SPARC's tlbs
Gabe Black
2006-11-01
Adjustments for the AlphaTLB changing to AlphaISA::TLB and changing register ...
Gabe Black
2006-05-29
split off fullsystem and se iprs into two functions to remove lots of #ifs
Ali Saidi
