index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
sparc
/
ua2005.cc
Age
Commit message (
Expand
)
Author
2015-09-15
sparc: writing to tick_cmpr should not cause a panic
Palle Lyckegaard
2012-08-28
Clock: Add a Cycles wrapper class and use where applicable
Andreas Hansson
2012-02-11
SPARC: Make PSTATE and HPSTATE a BitUnion.
Gabe Black
2011-10-31
SE/FS: Remove the last uses of FULL_SYSTEM from SPARC.
Gabe Black
2011-10-09
[mq]: sefssparcregfile.patch
Gabe Black
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2011-01-07
Replace curTick global variable with accessor functions.
Steve Reinhardt
2010-11-11
SPARC: Clean up some historical style issues.
Gabe Black
2009-07-09
SPARC: Fold the MiscRegFile all the way into the ISA object.
Gabe Black
2009-04-15
Get rid of the Unallocated thread context state.
Steve Reinhardt
2009-02-25
ISA: Get rid of the get*RegName functions.
Gabe Black
2008-11-05
Fix a few more places where the context stuff wasn't changed
Nathan Binkert
2008-11-02
Add in Context IDs to the simulator. From now on, cpuId is almost never used,
Lisa Hsu
2008-11-02
make BaseCPU the provider of _cpuId, and cpuId() instead of being scattered
Lisa Hsu
2008-10-21
style: Use the correct m5 style for things relating to interrupts.
Nathan Binkert
2008-10-09
eventq: convert all usage of events to use the new API.
Nathan Binkert
2008-08-11
style
Nathan Binkert
2007-09-28
Rename cycles() function to ticks()
Ali Saidi
2007-03-13
fix interrupting during a quisce on sparc
Ali Saidi
2007-03-12
move hver code to ua2005.cc
Ali Saidi
2007-03-09
implement ipi stufff for SPARC
Ali Saidi
2007-03-07
I missed a couple of WithEffects, this should do it
Ali Saidi
2007-03-07
*MiscReg->*MiscRegNoEffect, *MiscRegWithEffect->*MiscReg
Ali Saidi
2007-03-03
Implement Niagara I/O interface and rework interrupts
Ali Saidi
2007-01-26
Merge zizzer:/bk/newmem
Lisa Hsu
2007-01-26
eliminate cpu checkInterrupts bool, it is redundant and unnecessary.
Lisa Hsu
2007-01-22
clean up fault code a little bit
Ali Saidi
2007-01-19
some hstick and hintp changes.
Lisa Hsu
2007-01-11
Merge zed.eecs.umich.edu:/z/hsul/work/sparc/ali.m5
Lisa Hsu
2007-01-11
ua2005.cc:
Lisa Hsu
2007-01-11
ua2005.cc:
Lisa Hsu
2007-01-09
quiet/remove some warnings
Ali Saidi
2007-01-08
the way i understand it, interrupts in m5 is a little bloated. the usage of ...
Lisa Hsu
2007-01-08
fix softint and partially implement hstick interrupts need to figure out how ...
Ali Saidi
2007-01-05
set the softint appropriately on an timer compare interrupt
Ali Saidi
2007-01-04
Fix stick compare to work correctly and set checkInterrupts to true at the ap...
Ali Saidi
2006-12-09
fix lisa's hand merge
Ali Saidi
2006-12-08
Merge zizzer:/bk/sparcfs
Lisa Hsu
2006-12-08
mostly implemented SOFTINT relevant interrupt stuff.
Lisa Hsu
2006-12-07
get legion/m5 to first tlb miss fault
Ali Saidi
2006-12-04
reogranize code to split off FS only misc regs with effect into their own fil...
Ali Saidi
2006-08-14
Fix up doxygen.
Steve Reinhardt
2006-06-06
Change ExecContext to ThreadContext. This is being renamed to differentiate ...
Kevin Lim
2006-05-31
Updated Authors from bk prs info
Ali Saidi
2006-05-29
Create a new CpuEvent class that has a pointer to an execution context in the...
Ali Saidi
2006-05-29
split off fullsystem and se iprs into two functions to remove lots of #ifs
Ali Saidi