summaryrefslogtreecommitdiff
path: root/src/arch/sparc
AgeCommit message (Expand)Author
2009-07-08Registers: Add an ISA object which replaces the MiscRegFile.Gabe Black
2009-07-05SPARC: Fix the parenthesis in inUserMode.Gabe Black
2009-05-17includes: sort includes againNathan Binkert
2009-05-17includes: use base/types.hh not inttypes.h or stdint.hNathan Binkert
2009-05-17types: Move stuff for global types into src/base/types.hhNathan Binkert
2009-04-24SPARC: Tighten up the clone system call and SPARCs copyRegs.Gabe Black
2009-04-21syscall: Resolve conflicts between m5threads and Gabe's recent SE changes.Steve Reinhardt
2009-04-21Commit m5threads package.Daniel Sanchez
2009-04-19SE mode: Make keeping track of the number of syscalls less hacky.Gabe Black
2009-04-15Get rid of the Unallocated thread context state.Steve Reinhardt
2009-04-08tlb: More fixing of unified TLBNathan Binkert
2009-04-08tlb: Don't separate the TLB classes into an instruction TLB and a data TLBGabe Black
2009-02-28Fix Num_Syscall_Descs check bug in non-x86 ISAs.Steve Reinhardt
2009-02-27Processes: Make getting and setting system call arguments part of a process o...Gabe Black
2009-02-25ISA: Get rid of the get*RegName functions.Gabe Black
2009-02-25SPARC: Get rid of the state keeping track of register frames.Gabe Black
2009-02-25ISA: Set up common trace flags for tracing registers.Gabe Black
2009-02-25ISA: Get rid of FlattenIntIndex function.Gabe Black
2009-02-25SPARC: Get rid of flattenIndex in the int register file.Gabe Black
2009-02-25ISA: Use the "Stack" traceflag for DPRINTFs about the initial stack frame.Gabe Black
2009-02-25SPARC: Get rid of the setGlobals function.Gabe Black
2009-02-25SPARC: Get rid of the setCWP function.Gabe Black
2009-02-25SPARC: Add a traceflag for register windows.Gabe Black
2009-02-25CPU: Implement translateTiming which defers to translateAtomic, and convert t...Gabe Black
2009-02-25SPARC: Adjust a few instructions to not write registers in initiateAcc.Gabe Black
2009-02-25ISA: Replace the translate functions in the TLBs with translateAtomic.Gabe Black
2009-02-16sycalls: implement mremap() and add DATA flag for getrlimit(). mremap has bee...Lisa Hsu
2009-01-30Errors: Use the correct panic/warn/fatal/info message in some places.Ali Saidi
2009-01-25CPU: Add a setCPU function to the interrupt objects.Gabe Black
2009-01-19tracing: Add help strings for some of the trace flagsNathan Binkert
2009-01-13SCons: centralize the Dir() workaround for newer versions of scons.Nathan Binkert
2008-12-16SPARC: Truncate syscall args and return values appropriately.Gabe Black
2008-12-07imported patch aux-fix.patchLisa Hsu
2008-12-04This patch pulls out the auxiliary vector struct from individual ISALisa Hsu
2008-11-15syscalls: fix latent brk/obreak bug.Steve Reinhardt
2008-11-10mem: update stuff for changes to Packet and RequestNathan Binkert
2008-11-05Fix a few more places where the context stuff wasn't changedNathan Binkert
2008-11-02Add in Context IDs to the simulator. From now on, cpuId is almost never used,Lisa Hsu
2008-11-02Make it so that all thread contexts are registered with the System, even inLisa Hsu
2008-11-02make BaseCPU the provider of _cpuId, and cpuId() instead of being scatteredLisa Hsu
2008-10-21style: Use the correct m5 style for things relating to interrupts.Nathan Binkert
2008-10-12Get rid of old RegContext code.Gabe Black
2008-10-12CPU: Create a microcode ROM object in the CPU which is defined by the ISA.Gabe Black
2008-10-12Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...Gabe Black
2008-10-12CPU: Eliminate the get_vec function.Gabe Black
2008-10-10TLB: Make all tlbs derive from a common base class in both python and C++.Gabe Black
2008-10-10misc: remove #include <cassert> from misc.hh since not everyone needs it.Nathan Binkert
2008-10-09SimObjects: Clean up handling of C++ namespaces.Nathan Binkert
2008-10-09eventq: convert all usage of events to use the new API.Nathan Binkert
2008-09-27gcc: Add extra parens to quell warnings.Nathan Binkert
generated by cgit v1.2.3 (git 2.25.1) at 2024-11-19 21:06:08 +0000