summaryrefslogtreecommitdiff
path: root/src/arch/sparc
AgeCommit message (Expand)Author
2007-09-19X86: Put in the foundation for x87 stack based fp registers.Gabe Black
2007-08-30params: Deprecate old-style constructors; update most SimObject constructors.Miles Kaufmann
2007-08-27SPARC: Fixes to get SPARC to compile again.Gabe Black
2007-08-26Address translation: Make the page table more flexible.Gabe Black
2007-08-26Address Translation: Make SE mode use an actual TLB/MMU for translation like FS.Gabe Black
2007-08-26SPARC: Make sure unaligned access are caught on cached translations as well.Gabe Black
2007-08-13SPARC: Make nops have the IsNop flag set.Gabe Black
2007-08-13SPARC: Move tlb state into the tlb.Gabe Black
2007-08-13SPARC: Make the spill and fill handlers use the correct ASI, and let No_Fault...Gabe Black
2007-08-01Merge with head.Gabe Black
2007-08-01Merge Gabe and my changes to arch/mips/utility.hhAli Saidi
2007-08-01Arguments: Get rid of duplicate code for the Arguments class in each architec...Ali Saidi
2007-07-31Add a flag to indicate an instruction triggers a syscall in SE mode.Gabe Black
2007-07-29Merge Gabe's changes from head.Steve Reinhardt
2007-07-29X86: Initial stack frame fixes and constant shuffling.Gabe Black
2007-07-26Merge python and x86 changes with cache branchNathan Binkert
2007-07-26X86: Fix argument register indexing.Gabe Black
2007-07-23Major changes to how SimObjects are created and initialized. Almost allNathan Binkert
2007-07-22Merge more changes in from head.Steve Reinhardt
2007-07-18Make name, isMachineCheckFault, and isAlignmentFault const.Gabe Black
2007-06-30Get rid of Packet result field. Error responses areSteve Reinhardt
2007-06-21Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-06-19Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-06-19Make branches work by repopulating the predecoder every time through. This is...Gabe Black
2007-06-13Seperate the pc-pc and the pc of the incoming bytes, and get rid of the "more...Gabe Black
2007-06-12Make microOp vs microop and macroOp vs macroop capitilization consistent.Gabe Black
2007-05-31Assign traceData to be NULL at BaseSimpleCPU constructor.Vincentius Robby
2007-05-27Move SimObject python files alongside the C++ and fixNathan Binkert
2007-05-09Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-05-09Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-05-09fix the translating ports so it can add a page on a faultAli Saidi
2007-05-08Add a hack to truncate addresses to 32 bits in SE. Paging should be changed t...Gabe Black
2007-04-27gcc 4.1 claims that mem_data might be used uninitialized,Nathan Binkert
2007-04-23Merge zizzer.eecs.umich.edu:/n/wexford/x/gblack/m5/newmem-o3-specGabe Black
2007-04-23Merge zizzer.eecs.umich.edu:/z/m5/Bitkeeper/newmemGabe Black
2007-04-22Make the GSR into a renamed control register. It should be split into a renam...Gabe Black
2007-04-21create base/fenv.c to standerdize fenv across platforms. It's a c file and no...Ali Saidi
2007-04-14Make register indexes larger so they can actually hold all the legal values. ...Gabe Black
2007-04-14Make the fsr a serializing register. Other control registers probably need th...Gabe Black
2007-04-11Make trying to execute macroops fail with a better error message.Gabe Black
2007-04-11Create a filter and a union to translate the SPARC instruction implementation...Gabe Black
2007-04-08Get the "hard" SPARC instructions working in o3. I don't like that the IsStor...Gabe Black
2007-03-29get rid of CWP bounds warning...Ali Saidi
2007-03-23Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-03-21Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
2007-03-20Ignore "time" and "times" syscalls.Gabe Black
2007-03-18Compile fixes for SPARC_FS.Gabe Black
2007-03-17The syntax used for twin stores was confusing the parser so it's now broken d...Gabe Black
2007-03-16Make the SPARC branch instructions use ExtMachInsts in their constructors. Th...Gabe Black
2007-03-15Merge zizzer.eecs.umich.edu:/bk/newmemGabe Black
generated by cgit v1.2.3 (git 2.25.1) at 2024-12-25 13:00:11 +0000