index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
X86LocalApic.py
Age
Commit message (
Expand
)
Author
2019-10-19
arch: Make a base class for Interrupts.
Gabe Black
2019-10-18
x86: Turn the local APIC Interrupts class into a SimObject.
Gabe Black
2019-09-21
x86: Turn the local APIC into a PioDevice instead of a BasicPioDevice.
Gabe Black
2019-08-10
x86: Move some fixed or dummy config information into X86LocalApic.py.
Gabe Black
2019-02-12
python: Don't assume SimObjects live in the global namespace
Andreas Sandberg
2012-11-02
sim: Include object header files in SWIG interfaces
Andreas Sandberg
2012-08-21
Device: Remove overloaded pio_latency parameter
Andreas Hansson
2012-02-13
MEM: Introduce the master/slave port roles in the Python classes
Andreas Hansson
2011-10-09
Interrupts: Make the IO APIC go get the local APICs.
Gabe Black
2011-10-04
SE/FS: Put platform pointers in fewer objects.
Gabe Black
2011-02-06
IntDev: packet latency fix
Joel Hestness
2008-10-12
X86: Make APICs communicate through the memory system.
Gabe Black
2008-10-12
Turn Interrupts objects into SimObjects. Also, move local APIC state into x86...
Gabe Black