index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
insts
/
static_inst.hh
Age
Commit message (
Expand
)
Author
2016-02-06
style: fix missing spaces in control statements
Steve Reinhardt
2011-04-15
trace: reimplement the DTRACE function so it doesn't use a vector
Nathan Binkert
2010-10-31
ISA,CPU,etc: Create an ISA defined PC type that abstracts out ISA behaviors.
Gabe Black
2010-05-23
copyright: Change HP copyright on x86 code to be more friendly
Nathan Binkert
2009-07-17
X86: Set up a named constant for the "fold bit" for int register indices.
Gabe Black
2009-07-16
X86: Take limitted advantage of the compilers type checking for microop opera...
Gabe Black
2009-01-06
X86: Move the function that prints memory args into the inst base class.
Gabe Black
2007-09-06
X86: Make signed versions of partial register values available to microops.
Gabe Black
2007-07-30
X86: Make merge and pick work with high bytes. Fix a sizing issue in pick.
Gabe Black
2007-07-29
X86: Fix a bug with merge
Gabe Black
2007-07-17
Make disassembled x86 register indices reflect their size.
Gabe Black
2007-07-14
Pull some hard coded base classes out of the isa description.
Gabe Black