index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
insts
Age
Commit message (
Expand
)
Author
2007-08-07
X86: Implemented and hooked in SCAS (scan string)
Gabe Black
2007-08-04
X86: Make 64 bit unaligned accesses work as well as the other sizes.
Gabe Black
2007-08-01
X86: Hide the irrelevant portions of the address components for load and stor...
Gabe Black
2007-07-30
X86: Make merge and pick work with high bytes. Fix a sizing issue in pick.
Gabe Black
2007-07-30
X86: Make register names in disassembly reflect high bytes.
Gabe Black
2007-07-30
X86: Make disassembly use the final register index. Add bits to indicate whet...
Gabe Black
2007-07-29
X86: Fix a bug with merge
Gabe Black
2007-07-26
X86: Add functions to read and write to an exec context.
Gabe Black
2007-07-20
Fixed width parameter and provided a parameter to flip the carry bit on subtr...
Gabe Black
2007-07-17
Make disassembled x86 register indices reflect their size.
Gabe Black
2007-07-17
Add in support for condition code flags.
Gabe Black
2007-07-14
Pull some hard coded base classes out of the isa description.
Gabe Black
[prev]