index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
/
bitfields.isa
Age
Commit message (
Expand
)
Author
2017-05-26
x86: Rework how VEX prefixes are decoded.
Gabe Black
2015-07-17
x86: decode instructions with vex prefix
Nilay Vaish
2014-12-04
x86: Rework opcode parsing to support 3 byte opcodes properly.
Gabe Black
2010-05-23
copyright: Change HP copyright on x86 code to be more friendly
Nathan Binkert
2007-07-30
X86: Add a bitfield to indicate whether or not an REX prefix was present.
Gabe Black
2007-07-20
Add a bitfield to decode based on what prefixes are used.
Gabe Black
2007-06-19
Add a stack size bitfield and expose the mode component of the ExtMachInst.
Gabe Black
2007-06-12
Flesh out the bitfields for prefixes.
Gabe Black
2007-06-12
Add an address size bitfield to the isa description and the ExtMachInst
Gabe Black
2007-06-08
Add a bitfield to refer to the opSize member of the extMachInst.
Gabe Black
2007-03-21
Break out the one and two byte opcodes into different files. Also change what...
Gabe Black
2007-03-05
Stub decoder. This is probably even farther from finished than it looks...
Gabe Black