index
:
gem5
hitsb
invisispec-1.0
invisispec-with-dift
is-ift
is-ift-cachehit
is-rebase
is-rebase-new
is-rebase-new2
is-rebase-new3-rdtscp
is-rebase04-linux3.2
is-rebase05
is-rebase06-RequestPtr
is-rebase07-GCC8
is-rebase08-QoSmem
is-rebase09-linuxarm-3.7.0
is-rebase10-DynInstPtr
is-rebase11-LSQUnit
is-rebase12
simple-object-demo
gem5
summary
refs
log
tree
commit
diff
log msg
author
committer
range
path:
root
/
src
/
arch
/
x86
/
isa
/
insts
/
general_purpose
/
control_transfer
/
interrupts_and_exceptions.py
Age
Commit message (
Expand
)
Author
2018-03-14
x86: Replace the .serializing directive with .serialize_(before|after).
Gabe Black
2014-10-16
arch: Use shared_ptr for all Faults
Andreas Hansson
2013-11-26
x86: Implementation of Int3 and Int_Ib in long mode
Christian Menard
2011-02-07
X86: Read the LDT/GDT at CPL0 when executing an iret.
Tim Harris
2010-08-23
X86: Mark serializing macroops and regular instructions as such.
Gabe Black
2010-05-23
copyright: Change HP copyright on x86 code to be more friendly
Nathan Binkert
2009-09-16
X86: Fix checking the NT bit during an IRET.
Gabe Black
2009-07-16
X86: Fix a number of places where the wrong form of a microop was used.
Gabe Black
2009-07-08
X86: Fix a bug in IRET_PROT's microcode. The immediate form of sra was intended.
Gabe Black
2009-02-25
X86: Make the segment register reading microops use merge.
Gabe Black
2009-02-25
X86: Update CS later so stack accesses have the right permission checks.
Gabe Black
2009-01-25
X86: Fix a bug in the iret microcode.
Gabe Black
2008-10-12
X86: Fix the segment setting code in IRET, and make it restore the flags.
Gabe Black
2008-10-12
X86: Create a SeqOp class of microops and make Br one of them.
Gabe Black
2008-09-10
style: Remove non-leading tabs everywhere they shouldn't be. Developers shoul...
Ali Saidi
2008-06-12
X86: Implement a partial, sort of correct version of the protected mode varia...
Gabe Black
2007-09-19
X86: Put in stubs for x87, 64 bit and 128 bit SIMD instruction microcode.
Gabe Black
